e094b1f137
Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: Ie7bab29ae8d0e28c392210f8dcbaa4441ca61114 Reviewed-on: https://review.coreboot.org/c/coreboot/+/50454 Reviewed-by: Martin Roth <martinroth@google.com> Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
60 lines
1.4 KiB
C
60 lines
1.4 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
|
|
#include <amdblocks/acpimmio.h>
|
|
#include <amdblocks/smi.h>
|
|
#include <assert.h>
|
|
#include <cpu/x86/smm.h>
|
|
#include <soc/iomap.h>
|
|
#include <soc/smi.h>
|
|
#include <soc/southbridge.h>
|
|
|
|
static void fch_init_acpi_ports(void)
|
|
{
|
|
u32 reg;
|
|
|
|
/* We use some of these ports in SMM regardless of whether or not
|
|
* ACPI tables are generated. Enable these ports indiscriminately.
|
|
*/
|
|
|
|
pm_write16(PM_EVT_BLK, ACPI_PM_EVT_BLK);
|
|
pm_write16(PM1_CNT_BLK, ACPI_PM1_CNT_BLK);
|
|
pm_write16(PM_TMR_BLK, ACPI_PM_TMR_BLK);
|
|
pm_write16(PM_GPE0_BLK, ACPI_GPE0_BLK);
|
|
|
|
if (CONFIG(HAVE_SMI_HANDLER)) {
|
|
/* APMC - SMI Command Port */
|
|
pm_write16(PM_ACPI_SMI_CMD, APM_CNT);
|
|
configure_smi(SMITYPE_SMI_CMD_PORT, SMI_MODE_SMI);
|
|
|
|
/* SMI on SlpTyp requires sending SMI before completion
|
|
response of the I/O write. */
|
|
reg = pm_read32(PM_PCI_CTRL);
|
|
reg |= FORCE_SLPSTATE_RETRY;
|
|
pm_write32(PM_PCI_CTRL, reg);
|
|
|
|
/* Disable SlpTyp feature */
|
|
reg = pm_read8(PM_RST_CTRL1);
|
|
reg &= ~SLPTYPE_CONTROL_EN;
|
|
pm_write8(PM_RST_CTRL1, reg);
|
|
|
|
configure_smi(SMITYPE_SLP_TYP, SMI_MODE_SMI);
|
|
} else {
|
|
pm_write16(PM_ACPI_SMI_CMD, 0);
|
|
}
|
|
|
|
/* Decode ACPI registers and enable standard features */
|
|
pm_write8(PM_ACPI_CONF, PM_ACPI_DECODE_STD |
|
|
PM_ACPI_GLOBAL_EN |
|
|
PM_ACPI_RTC_EN_EN |
|
|
PM_ACPI_TIMER_EN_EN);
|
|
}
|
|
|
|
void fch_init(void *chip_info)
|
|
{
|
|
fch_init_acpi_ports();
|
|
}
|
|
|
|
void fch_final(void *chip_info)
|
|
{
|
|
}
|