bd4a3f8cd9
Use the value discovered in the MCG_CAP[Count] for the number of MCA status registers to clear. The generations should have the following number of banks: * Family 10h: 6 banks * Family 12h: 6 * Family 14h: 6 * Family 15h: 7 * Family 16h: 6 Change-Id: I0fc6d127a200b10fd484e051d84353cc61b27a41 Signed-off-by: Marshall Dawson <marshalldawson3rd@gmail.com> Reviewed-on: https://review.coreboot.org/27923 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Martin Roth <martinroth@google.com>
35 lines
1.0 KiB
C
35 lines
1.0 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2012 Advanced Micro Devices, Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#ifndef CPU_AMD_FAM16_H
|
|
#define CPU_AMD_FAM16_H
|
|
|
|
#define MCG_CAP 0x00000179
|
|
# define MCA_BANKS_MASK 0xff
|
|
#define MC0_STATUS 0x00000401
|
|
#define HWCR_MSR 0xC0010015
|
|
#define NB_CFG_MSR 0xC001001f
|
|
|
|
#define LS_CFG_MSR 0xC0011020
|
|
#define IC_CFG_MSR 0xC0011021
|
|
#define DC_CFG_MSR 0xC0011022
|
|
#define CU_CFG_MSR 0xC0011023
|
|
#define CU_CFG2_MSR 0xC001102A
|
|
|
|
#define CPU_ID_FEATURES_MSR 0xC0011004
|
|
#define CPU_ID_EXT_FEATURES_MSR 0xC0011005
|
|
|
|
#endif /* CPU_AMD_FAM16_H */
|