ee1cb8f463
This changes the virt target so that it can be run with the -bios option
and a pflash backend for the flash. QEMU can now be run as follows:
qemu -M virt -m 1G -nographic -bios build/coreboot.rom \
-drive if=pflash,file=./build/coreboot.rom,format=raw
coreboot will start in DRAM, but still have a flash to put CBFS onto and
to load subsequent stages and payload from.
Tested bootflow:
coreboot -> OpenSBI -> Linux -> u-root
Signed-off-by: Maximilian Brune <maximilian.brune@9elements.com>
Change-Id: I009d97fa3e13068b91c604e987e50a65e525407d
Reviewed-on: https://review.coreboot.org/c/coreboot/+/80746
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: ron minnich <rminnich@gmail.com>
Reviewed-by: Philipp Hug <philipp@hug.cx>
22 lines
460 B
Makefile
22 lines
460 B
Makefile
## SPDX-License-Identifier: GPL-2.0-only
|
|
|
|
bootblock-y += mainboard.c
|
|
bootblock-y += uart.c
|
|
bootblock-y += rom_media.c
|
|
bootblock-y += clint.c
|
|
|
|
romstage-y += cbmem.c
|
|
romstage-y += romstage.c
|
|
romstage-y += uart.c
|
|
romstage-y += rom_media.c
|
|
romstage-y += clint.c
|
|
|
|
ramstage-y += mainboard.c
|
|
ramstage-y += uart.c
|
|
ramstage-y += rom_media.c
|
|
ramstage-y += clint.c
|
|
ramstage-y += cbmem.c
|
|
ramstage-y += chip.c
|
|
|
|
CPPFLAGS_common += -I$(src)/mainboard/$(MAINBOARDDIR)/include
|