Signed-off-by: Kerry She <Kerry.she@amd.com> Acked-by: Stefan Reinauer <stepan@coreboot.org> Acked-by: Uwe Hermann <uwe@hermann-uwe.de> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@6231 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
109 lines
3.6 KiB
Plaintext
109 lines
3.6 KiB
Plaintext
# sample config for amd/bimini_fam10
|
|
chip northbridge/amd/amdfam10/root_complex
|
|
device lapic_cluster 0 on
|
|
chip cpu/amd/socket_ASB2 #L1 and DDR3
|
|
device lapic 0 on end
|
|
end
|
|
end
|
|
device pci_domain 0 on
|
|
chip northbridge/amd/amdfam10
|
|
device pci 18.0 on # northbridge
|
|
chip southbridge/amd/rs780
|
|
device pci 0.0 on end # HT 0x9600
|
|
device pci 1.0 on end # Internal Graphics P2P bridge 0x9602
|
|
device pci 2.0 off end # PCIE P2P bridge (external graphics) 0x9603
|
|
device pci 3.0 off end # PCIE P2P bridge 0x960b
|
|
device pci 4.0 on end # PCIE P2P bridge 0x9604
|
|
device pci 5.0 on end # PCIE P2P bridge 0x9605
|
|
device pci 6.0 on end # PCIE P2P bridge 0x9606
|
|
device pci 7.0 on end # PCIE P2P bridge 0x9607
|
|
device pci 8.0 off end # NB/SB Link P2P bridge
|
|
device pci 9.0 on end #
|
|
device pci a.0 off end #
|
|
register "gppsb_configuration" = "4" # Configuration E
|
|
register "gpp_configuration" = "2" # Configuration C
|
|
register "port_enable" = "0x6fc"
|
|
register "gfx_dev2_dev3" = "1"
|
|
register "gfx_dual_slot" = "0"
|
|
register "gfx_lane_reversal" = "0"
|
|
register "gfx_tmds" = "0"
|
|
register "gfx_compliance" = "0"
|
|
register "gfx_reconfiguration" = "1"
|
|
register "gfx_link_width" = "0"
|
|
end
|
|
chip southbridge/amd/cimx_wrapper/sb800 # it is under NB/SB Link, but on the same pri bus
|
|
device pci 11.0 on end # SATA
|
|
device pci 12.0 on end # USB
|
|
device pci 12.2 on end # USB
|
|
device pci 13.0 on end # USB
|
|
device pci 13.2 on end # USB
|
|
device pci 14.0 on # SM
|
|
chip drivers/generic/generic #dimm 0-0-0
|
|
device i2c 50 on end
|
|
end
|
|
chip drivers/generic/generic #dimm 0-0-1
|
|
device i2c 51 on end
|
|
end
|
|
chip drivers/generic/generic #dimm 0-1-0
|
|
device i2c 52 on end
|
|
end
|
|
chip drivers/generic/generic #dimm 0-1-1
|
|
device i2c 53 on end
|
|
end
|
|
end # SM
|
|
device pci 14.1 on end # IDE 0x439c
|
|
device pci 14.2 on end # HDA 0x4383
|
|
device pci 14.3 on end # LPC 0x439d
|
|
device pci 14.4 off end # PCI 0x4384 # PCI-b conflict with GPIO.
|
|
device pci 14.5 on end # USB 2
|
|
device pci 14.6 on end # Gec
|
|
device pci 15.0 on end # PCIe 0
|
|
device pci 15.1 on end # PCIe 1
|
|
device pci 15.2 on end # PCIe 2
|
|
device pci 15.3 on end # PCIe 3
|
|
device pci 16.0 on end # USB
|
|
device pci 16.2 on end # USB
|
|
register "boot_switch_sata_ide" = "0" # 0: boot from SATA. 1: IDE
|
|
register "gpp_configuration" = "4"
|
|
end #southbridge/amd/cimx_wrapper/sb800
|
|
end # device pci 18.0
|
|
|
|
device pci 18.0 on end
|
|
device pci 18.0 on end
|
|
device pci 18.1 on end
|
|
device pci 18.2 on end
|
|
device pci 18.3 on end
|
|
device pci 18.4 on end
|
|
end
|
|
end #pci_domain
|
|
#for node 32 to node 63
|
|
# device pci_domain 0 on
|
|
# chip northbridge/amd/amdfam10
|
|
# device pci 00.0 on end# northbridge
|
|
# device pci 00.0 on end
|
|
# device pci 00.0 on end
|
|
# device pci 00.0 on end
|
|
# device pci 00.1 on end
|
|
# device pci 00.2 on end
|
|
# device pci 00.3 on end
|
|
# device pci 00.4 on end
|
|
# device pci 00.5 on end
|
|
# end
|
|
# end #pci_domain
|
|
|
|
# chip drivers/generic/debug
|
|
# device pnp 0.0 off end # chip name
|
|
# device pnp 0.1 on end # pci_regs_all
|
|
# device pnp 0.2 off end # mem
|
|
# device pnp 0.3 off end # cpuid
|
|
# device pnp 0.4 off end # smbus_regs_all
|
|
# device pnp 0.5 off end # dual core msr
|
|
# device pnp 0.6 off end # cache size
|
|
# device pnp 0.7 off end # tsc
|
|
# device pnp 0.8 off end # hard reset
|
|
# device pnp 0.9 off end # mcp55
|
|
# device pnp 0.a on end # GH ext table
|
|
# end
|
|
|
|
end
|