ef63c32b58
It's superseded by `ramstage.S`. Change-Id: I81648da2f2af3ad73b3b51471c6fa2daac0540b1 Signed-off-by: Nico Huber <nico.h@gmx.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/36610 Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
219 lines
6.8 KiB
Makefile
219 lines
6.8 KiB
Makefile
################################################################################
|
|
##
|
|
## This file is part of the coreboot project.
|
|
##
|
|
## Copyright (C) 2014 The ChromiumOS Authors
|
|
## Copyright (C) 2018 HardenedLinux
|
|
##
|
|
## This program is free software; you can redistribute it and/or modify
|
|
## it under the terms of the GNU General Public License as published by
|
|
## the Free Software Foundation; version 2 of the License.
|
|
##
|
|
## This program is distributed in the hope that it will be useful,
|
|
## but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
## GNU General Public License for more details.
|
|
##
|
|
################################################################################
|
|
|
|
################################################################################
|
|
## RISC-V specific options
|
|
################################################################################
|
|
ifeq ($(CONFIG_ARCH_RISCV),y)
|
|
|
|
ifeq ($(CONFIG_ARCH_RAMSTAGE_RISCV),y)
|
|
check-ramstage-overlap-regions += stack
|
|
endif
|
|
|
|
riscv_flags = -I$(src)/arch/riscv/
|
|
|
|
ifeq ($(CONFIG_ARCH_RISCV_RV64),y)
|
|
_rv_flags += -D__riscv -D__riscv_xlen=64 -D__riscv_flen=64
|
|
else
|
|
ifeq ($(CONFIG_ARCH_RISCV_RV32),y)
|
|
_rv_flags += -D__riscv -D__riscv_xlen=32 -D__riscv_flen=32
|
|
else
|
|
$(error "You need to select ARCH_RISCV_RV64 or ARCH_RISCV_RV32")
|
|
endif
|
|
endif
|
|
|
|
ifeq ($(CCC_ANALYZER_OUTPUT_FORMAT),)
|
|
riscv_flags += -march=$(CONFIG_RISCV_ARCH) -mabi=$(CONFIG_RISCV_ABI) -mcmodel=$(CONFIG_RISCV_CODEMODEL)
|
|
else
|
|
riscv_flags += $(_rv_flags)
|
|
endif
|
|
|
|
riscv_asm_flags = -march=$(CONFIG_RISCV_ARCH) -mabi=$(CONFIG_RISCV_ABI)
|
|
|
|
COMPILER_RT_bootblock = $(shell $(GCC_bootblock) $(riscv_flags) -print-libgcc-file-name)
|
|
|
|
COMPILER_RT_romstage = $(shell $(GCC_romstage) $(riscv_flags) -print-libgcc-file-name)
|
|
|
|
COMPILER_RT_ramstage = $(shell $(GCC_ramstage) $(riscv_flags) -print-libgcc-file-name)
|
|
|
|
################################################################################
|
|
## bootblock
|
|
################################################################################
|
|
ifeq ($(CONFIG_ARCH_BOOTBLOCK_RISCV),y)
|
|
|
|
bootblock-y = bootblock.S
|
|
bootblock-y += trap_util.S
|
|
bootblock-y += trap_handler.c
|
|
bootblock-y += fp_asm.S
|
|
bootblock-y += misaligned.c
|
|
bootblock-y += sbi.c
|
|
bootblock-y += mcall.c
|
|
bootblock-y += virtual_memory.c
|
|
bootblock-y += boot.c
|
|
bootblock-y += smp.c
|
|
bootblock-y += misc.c
|
|
bootblock-$(ARCH_RISCV_PMP) += pmp.c
|
|
bootblock-y += \
|
|
$(top)/src/lib/memchr.c \
|
|
$(top)/src/lib/memcmp.c \
|
|
$(top)/src/lib/memcpy.c \
|
|
$(top)/src/lib/memmove.c \
|
|
$(top)/src/lib/memset.c
|
|
|
|
bootblock-$(CONFIG_RISCV_USE_ARCH_TIMER) += arch_timer.c
|
|
|
|
$(objcbfs)/bootblock.debug: $$(bootblock-objs)
|
|
@printf " LINK $(subst $(obj)/,,$(@))\n"
|
|
$(LD_bootblock) $(LDFLAGS_bootblock) -o $@ -L$(obj) \
|
|
-T $(call src-to-obj,bootblock,src/mainboard/$(MAINBOARDDIR)/memlayout.ld) --whole-archive --start-group $(filter-out %.ld,$(bootblock-objs)) \
|
|
$(LIBGCC_FILE_NAME_bootblock) --end-group $(COMPILER_RT_bootblock)
|
|
|
|
bootblock-c-ccopts += $(riscv_flags)
|
|
bootblock-S-ccopts += $(riscv_asm_flags)
|
|
|
|
ifeq ($(CONFIG_ARCH_RISCV_RV32),y)
|
|
LDFLAGS_bootblock += -m elf32lriscv
|
|
endif #CONFIG_ARCH_RISCV_RV32
|
|
|
|
endif #CONFIG_ARCH_BOOTBLOCK_RISCV
|
|
|
|
################################################################################
|
|
## romstage
|
|
################################################################################
|
|
ifeq ($(CONFIG_ARCH_ROMSTAGE_RISCV),y)
|
|
|
|
romstage-y += boot.c
|
|
romstage-y += stages.c
|
|
romstage-y += misc.c
|
|
romstage-$(ARCH_RISCV_PMP) += pmp.c
|
|
romstage-y += smp.c
|
|
romstage-y += \
|
|
$(top)/src/lib/memchr.c \
|
|
$(top)/src/lib/memcmp.c \
|
|
$(top)/src/lib/memcpy.c \
|
|
$(top)/src/lib/memmove.c \
|
|
$(top)/src/lib/memset.c
|
|
|
|
romstage-$(CONFIG_RISCV_USE_ARCH_TIMER) += arch_timer.c
|
|
|
|
# Build the romstage
|
|
|
|
$(objcbfs)/romstage.debug: $$(romstage-objs)
|
|
@printf " LINK $(subst $(obj)/,,$(@))\n"
|
|
$(LD_romstage) $(LDFLAGS_romstage) -o $@ -L$(obj) -T $(call src-to-obj,romstage,src/mainboard/$(MAINBOARDDIR)/memlayout.ld) --whole-archive --start-group $(filter-out %.ld,$(romstage-objs)) --end-group $(COMPILER_RT_romstage)
|
|
|
|
romstage-c-ccopts += $(riscv_flags)
|
|
romstage-S-ccopts += $(riscv_asm_flags)
|
|
|
|
ifeq ($(CONFIG_ARCH_RISCV_RV32),y)
|
|
LDFLAGS_romstage += -m elf32lriscv
|
|
endif #CONFIG_ARCH_RISCV_RV32
|
|
|
|
endif #CONFIG_ARCH_ROMSTAGE_RISCV
|
|
|
|
################################################################################
|
|
## ramstage
|
|
################################################################################
|
|
ifeq ($(CONFIG_ARCH_RAMSTAGE_RISCV),y)
|
|
|
|
ramstage-y =
|
|
ramstage-y += ramstage.S
|
|
ramstage-y += mcall.c
|
|
ramstage-y += trap_util.S
|
|
ramstage-y += trap_handler.c
|
|
ramstage-y += fp_asm.S
|
|
ramstage-y += misaligned.c
|
|
ramstage-y += sbi.c
|
|
ramstage-y += virtual_memory.c
|
|
ramstage-y += misc.c
|
|
ramstage-y += smp.c
|
|
ramstage-y += boot.c
|
|
ramstage-y += tables.c
|
|
ramstage-y += payload.c
|
|
ramstage-$(ARCH_RISCV_PMP) += pmp.c
|
|
ramstage-y += fit_payload.c
|
|
ramstage-y += \
|
|
$(top)/src/lib/memchr.c \
|
|
$(top)/src/lib/memcmp.c \
|
|
$(top)/src/lib/memcpy.c \
|
|
$(top)/src/lib/memmove.c \
|
|
$(top)/src/lib/memset.c
|
|
|
|
ramstage-$(CONFIG_RISCV_USE_ARCH_TIMER) += arch_timer.c
|
|
|
|
$(eval $(call create_class_compiler,rmodules,riscv))
|
|
|
|
ramstage-srcs += src/mainboard/$(MAINBOARDDIR)/mainboard.c
|
|
|
|
# Build the ramstage
|
|
|
|
$(objcbfs)/ramstage.debug: $$(ramstage-objs)
|
|
@printf " CC $(subst $(obj)/,,$(@))\n"
|
|
$(LD_ramstage) $(LDFLAGS_ramstage) -o $@ -L$(obj) -T $(call src-to-obj,ramstage,src/mainboard/$(MAINBOARDDIR)/memlayout.ld) --whole-archive --start-group $(filter-out %.ld,$(ramstage-objs)) --end-group $(COMPILER_RT_ramstage)
|
|
|
|
ramstage-c-ccopts += $(riscv_flags)
|
|
ramstage-S-ccopts += $(riscv_asm_flags)
|
|
|
|
ifeq ($(CONFIG_ARCH_RISCV_RV32),y)
|
|
LDFLAGS_ramstage += -m elf32lriscv
|
|
endif #CONFIG_ARCH_RISCV_RV32
|
|
|
|
endif #CONFIG_ARCH_RAMSTAGE_RISCV
|
|
|
|
ifeq ($(CONFIG_RISCV_OPENSBI),y)
|
|
|
|
OPENSBI_SOURCE := $(top)/3rdparty/opensbi
|
|
OPENSBI_BUILD := $(abspath $(obj)/3rdparty/opensbi)
|
|
OPENSBI_TARGET := $(OPENSBI_BUILD)/platform/$(CONFIG_OPENSBI_PLATFORM)/firmware/fw_dynamic.elf
|
|
OPENSBI := $(obj)/opensbi.elf
|
|
|
|
$(OPENSBI_TARGET): $(obj)/config.h | $(OPENSBI_SOURCE)
|
|
printf " MAKE $(subst $(obj)/,,$(@))\n"
|
|
mkdir -p $(OPENSBI_BUILD)
|
|
$(MAKE) \
|
|
-C "$(OPENSBI_SOURCE)" \
|
|
CC="$(CC_ramstage)" \
|
|
LD="$(LD_ramstage)" \
|
|
OBJCOPY="$(OBJCOPY_ramstage)" \
|
|
AR="$(AR_ramstage)" \
|
|
PLATFORM=$(CONFIG_OPENSBI_PLATFORM) \
|
|
O="$(OPENSBI_BUILD)" \
|
|
FW_JUMP=y \
|
|
FW_DYNAMIC=y \
|
|
FW_PAYLOAD=n \
|
|
FW_PAYLOAD_OFFSET=0 \
|
|
FW_TEXT_START=$(CONFIG_OPENSBI_TEXT_START)
|
|
|
|
$(OPENSBI): $(OPENSBI_TARGET)
|
|
cp $< $@
|
|
|
|
OPENSBI_CBFS := $(CONFIG_CBFS_PREFIX)/opensbi
|
|
$(OPENSBI_CBFS)-file := $(OPENSBI)
|
|
$(OPENSBI_CBFS)-type := payload
|
|
$(OPENSBI_CBFS)-compression := $(CBFS_COMPRESS_FLAG)
|
|
cbfs-files-y += $(OPENSBI_CBFS)
|
|
|
|
check-ramstage-overlap-files += $(OPENSBI_CBFS)
|
|
|
|
CPPFLAGS_common += -I$(OPENSBI_SOURCE)/include
|
|
ramstage-y += opensbi.c
|
|
|
|
endif #CONFIG_RISCV_OPENSBI
|
|
|
|
endif #CONFIG_ARCH_RISCV
|