efce854fc6
Add the config for setting SPD DIMM size to 512 bytes for KBLRVP8 with DDR4 memory. Configure the DIMM1 memory SPD data for channel0 and channel1. Set the UserBd UPD to BOARD_TYPE_DESKTOP for kblrvp8. Signed-off-by: V Sowmya <v.sowmya@intel.com> Change-Id: I985968d331991884050c3920ec9798cd4cb371c7 Reviewed-on: https://review.coreboot.org/25194 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Naresh Solanki <naresh.solanki@intel.com>
105 lines
2.3 KiB
Plaintext
105 lines
2.3 KiB
Plaintext
if BOARD_INTEL_KBLRVP3 || BOARD_INTEL_KBLRVP7 || BOARD_INTEL_KBLRVP8
|
|
|
|
config BOARD_SPECIFIC_OPTIONS # dummy
|
|
def_bool y
|
|
select BOARD_ROMSIZE_KB_16384
|
|
select EC_ACPI
|
|
select HAVE_ACPI_RESUME
|
|
select HAVE_ACPI_TABLES
|
|
select HAVE_OPTION_TABLE
|
|
select HAVE_SMI_HANDLER
|
|
select SOC_INTEL_COMMON_BLOCK_HDA if BOARD_INTEL_KBLRVP3 || BOARD_INTEL_KBLRVP7
|
|
select SOC_INTEL_SKYLAKE
|
|
select SKYLAKE_SOC_PCH_H if BOARD_INTEL_KBLRVP8
|
|
select MAINBOARD_USES_FSP2_0
|
|
select MAINBOARD_HAS_CHROMEOS
|
|
select GENERIC_SPD_BIN
|
|
|
|
config VBOOT
|
|
select VBOOT_LID_SWITCH
|
|
|
|
choice
|
|
prompt "TPM to USE"
|
|
default KBLRVP_TPM1_2
|
|
help
|
|
This option allows you to select the TPM to use.
|
|
Select whether the board does not have TPM, TPM 1.1 or TPM 2.0
|
|
|
|
config KBLRVP_NO_TPM
|
|
bool "No TPM"
|
|
select VBOOT_MOCK_SECDATA if VBOOT
|
|
|
|
config KBLRVP_TPM1_2
|
|
bool "TPM 1.1"
|
|
select MAINBOARD_HAS_LPC_TPM
|
|
|
|
config KBLRVP_TPM2_0
|
|
bool "TPM 2.0"
|
|
select TPM2
|
|
select MAINBOARD_HAS_TPM2
|
|
select MAINBOARD_HAS_LPC_TPM
|
|
|
|
endchoice
|
|
|
|
config IRQ_SLOT_COUNT
|
|
int
|
|
default 18
|
|
|
|
config MAINBOARD_DIR
|
|
string
|
|
default "intel/kblrvp"
|
|
|
|
config VARIANT_DIR
|
|
string
|
|
default "rvp3" if BOARD_INTEL_KBLRVP3
|
|
default "rvp7" if BOARD_INTEL_KBLRVP7
|
|
default "rvp8" if BOARD_INTEL_KBLRVP8
|
|
|
|
config MAINBOARD_PART_NUMBER
|
|
string
|
|
default "Kblrvp"
|
|
|
|
config MAINBOARD_FAMILY
|
|
string
|
|
default "Intel_Kblrvp"
|
|
|
|
config MAX_CPUS
|
|
int
|
|
default 8
|
|
|
|
config TPM_PIRQ
|
|
hex
|
|
default 0x18 # GPP_E0_IRQ
|
|
|
|
config GBB_HWID
|
|
string
|
|
depends on CHROMEOS
|
|
default "KBLRVP TEST 8819"
|
|
|
|
config DEVICETREE
|
|
string
|
|
default "variants/$(CONFIG_VARIANT_DIR)/devicetree.cb"
|
|
|
|
config IFD_BIN_PATH
|
|
string
|
|
depends on HAVE_IFD_BIN
|
|
default "3rdparty/blobs/mainboard/$(CONFIG_MAINBOARD_DIR)/descriptor.rvp3.bin" if BOARD_INTEL_KBLRVP3
|
|
default "3rdparty/blobs/mainboard/$(CONFIG_MAINBOARD_DIR)/descriptor.rvp7.bin" if BOARD_INTEL_KBLRVP7
|
|
default "3rdparty/blobs/mainboard/$(CONFIG_MAINBOARD_DIR)/descriptor.rvp8.bin" if BOARD_INTEL_KBLRVP8
|
|
|
|
config ME_BIN_PATH
|
|
string
|
|
depends on HAVE_ME_BIN
|
|
default "3rdparty/blobs/mainboard/$(CONFIG_MAINBOARD_DIR)/me.rvp3.bin" if BOARD_INTEL_KBLRVP3
|
|
default "3rdparty/blobs/mainboard/$(CONFIG_MAINBOARD_DIR)/me.rvp7.bin" if BOARD_INTEL_KBLRVP7
|
|
default "3rdparty/blobs/mainboard/$(CONFIG_MAINBOARD_DIR)/me.rvp8.bin" if BOARD_INTEL_KBLRVP8
|
|
|
|
config PRERAM_CBMEM_CONSOLE_SIZE
|
|
hex
|
|
default 0xd00
|
|
|
|
config DIMM_SPD_SIZE
|
|
int
|
|
default 512 if BOARD_INTEL_KBLRVP8 #DDR4
|
|
endif
|