Add the basic build infrastructure and architectural support
required to build for targets using the MIPS architecture.
This will require the addition of cache maintenance.
BUG=chrome-os-partner:31438
TEST=tested on Pistachio FPGA with Depthcharge as payload;
     successfully executed payload.
BRANCH=none
Change-Id: I75cfd0536860b6d84b53a567940fe6668d9b2cbb
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id: 758c8cb9a6846e6ca32be409ec5f7a888ac9c888
Original-Signed-off-by: Ionela Voinescu <ionela.voinescu@imgtec.com>
Original-Change-Id: I0b9af983bf5032335a519ce2510a0b3aca082edf
Original-Reviewed-on: https://chromium-review.googlesource.com/219740
Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-on: http://review.coreboot.org/8741
Tested-by: build bot (Jenkins)
Reviewed-by: Patrick Georgi <pgeorgi@google.com>
		
	
		
			
				
	
	
		
			91 lines
		
	
	
		
			2.0 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			91 lines
		
	
	
		
			2.0 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  * This file is part of the libpayload project.
 | |
|  *
 | |
|  * Copyright (C) 2014 Imagination Technologies
 | |
|  *
 | |
|  * This program is free software; you can redistribute it and/or modify
 | |
|  * it under the terms of the GNU General Public License as published by
 | |
|  * the Free Software Foundation; version 2 of the License.
 | |
|  *
 | |
|  * This program is distributed in the hope that it will be useful,
 | |
|  * but WITHOUT ANY WARRANTY; without even the implied warranty of
 | |
|  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 | |
|  * GNU General Public License for more details.
 | |
|  *
 | |
|  * You should have received a copy of the GNU General Public License
 | |
|  * along with this program; if not, write to the Free Software
 | |
|  * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
 | |
|  */
 | |
| 
 | |
| #ifndef __MIPS_ARCH_EXCEPTION_H__
 | |
| #define __MIPS_ARCH_EXCEPTION_H__
 | |
| 
 | |
| #include <stdint.h>
 | |
| 
 | |
| void exception_init_asm(void);
 | |
| void exception_dispatch(void);
 | |
| 
 | |
| struct exception_state_t {
 | |
| 	struct {
 | |
| 		/* Always 0: just to keep the series complete */
 | |
| 		u32 zero;
 | |
| 		/* Reserved for the assembler */
 | |
| 		/* TODO: is this actually needed here? */
 | |
| 		u32 at;
 | |
| 		/* v0-v1: expression evaluation */
 | |
| 		u32 v0;
 | |
| 		u32 v1;
 | |
| 		/* a0-a3: Arguments */
 | |
| 		u32 a0;
 | |
| 		u32 a1;
 | |
| 		u32 a2;
 | |
| 		u32 a3;
 | |
| 		/* t0-t3: Temporary registers for expression evaluation */
 | |
| 		u32 t0;
 | |
| 		u32 t1;
 | |
| 		u32 t2;
 | |
| 		u32 t3;
 | |
| 		u32 t4;
 | |
| 		u32 t5;
 | |
| 		u32 t6;
 | |
| 		u32 t7;
 | |
| 		/* s0-s7: Saved registers */
 | |
| 		u32 s0;
 | |
| 		u32 s1;
 | |
| 		u32 s2;
 | |
| 		u32 s3;
 | |
| 		u32 s4;
 | |
| 		u32 s5;
 | |
| 		u32 s6;
 | |
| 		u32 s7;
 | |
| 		/* t8-t9: Temporary registers for expression evaluation */
 | |
| 		u32 t8;
 | |
| 		u32 t9;
 | |
| 		/* k0-k1: reserved for SO kernel */
 | |
| 		u32 k0;
 | |
| 		u32 k1;
 | |
| 		/* Global pointer */
 | |
| 		u32 gp;
 | |
| 		/* Stack pointer */
 | |
| 		u32 sp;
 | |
| 		/* Frame pointer */
 | |
| 		u32 fp;
 | |
| 		/* Return address */
 | |
| 		u32 ra;
 | |
| 	} regs;
 | |
| 	u32 vector;
 | |
| } __attribute__((packed));
 | |
| 
 | |
| extern struct exception_state_t *exception_state_ptr;
 | |
| extern u32 *exception_stack_end;
 | |
| 
 | |
| enum {
 | |
| 	EXC_CACHE_ERROR = 0,
 | |
| 	EXC_TLB_REFILL_AND_ALL = 1,
 | |
| 	EXC_INTERRUPT = 2,
 | |
| 	EXC_EJTAG_DEBUG = 3,
 | |
| 	EXC_COUNT
 | |
| };
 | |
| 
 | |
| #endif /* __MIPS_ARCH_EXCEPTION_H__ */
 |