fa0ab8cfc2
This adds the AMD Family 15h model 30 CPU. S3 suspend/resume currently is not supported. Tested on the amd/lamar platform. Change-Id: Ifef55747a5d715b17937fc75ab9d35945b59f0e6 Signed-off-by: Bruce Griffith <Bruce.Griffith@se-eng.com> Signed-off-by: Dave Frodin <dave.frodin@se-eng.com> Reviewed-on: http://review.coreboot.org/7248 Tested-by: build bot (Jenkins) Reviewed-by: Marc Jones <marc.jones@se-eng.com>
46 lines
1.2 KiB
C
46 lines
1.2 KiB
C
/*
|
|
* udelay() impementation for SMI handlers
|
|
* This is neat in that it never writes to hardware registers, and thus does not
|
|
* modify the state of the hardware while servicing SMIs.
|
|
*
|
|
* Copyright (C) 2014 Alexandru Gagniuc <mr.nuke.me@gmail.com>
|
|
* Subject to the GNU GPL v2, or (at your option) any later version.
|
|
*/
|
|
|
|
#include <cpu/x86/msr.h>
|
|
#include <cpu/x86/tsc.h>
|
|
#include <delay.h>
|
|
#include <stdint.h>
|
|
|
|
void udelay(uint32_t us)
|
|
{
|
|
uint8_t fid, did, pstate_idx;
|
|
uint64_t tsc_clock, tsc_start, tsc_now, tsc_wait_ticks;
|
|
msr_t msr;
|
|
const uint64_t tsc_base = 100000000;
|
|
|
|
/* Get initial timestamp before we do the math */
|
|
tsc_start = rdtscll();
|
|
|
|
/* Get the P-state. This determines which MSR to read */
|
|
msr = rdmsr(0xc0010063);
|
|
pstate_idx = msr.lo & 0x07;
|
|
|
|
/* Get FID and VID for current P-State */
|
|
msr = rdmsr(0xc0010064 + pstate_idx);
|
|
|
|
/* Extract the FID and VID values */
|
|
fid = msr.lo & 0x3f;
|
|
did = (msr.lo >> 6) & 0x7;
|
|
|
|
/* Calculate the CPU clock (from base freq of 100MHz) */
|
|
tsc_clock = tsc_base * (fid + 0x10) / (1 << did);
|
|
|
|
/* Now go on and wait */
|
|
tsc_wait_ticks = (tsc_clock / 1000000) * us;
|
|
|
|
do {
|
|
tsc_now = rdtscll();
|
|
} while (tsc_now - tsc_wait_ticks < tsc_start);
|
|
}
|