fb39f82116
Caching SPD data during startup requires additional CAR space. There was a large chunk of free space between the AP stack top and the BSP stack bottom; moving the AP stacks below the BSP stack allows this space to be utilized. TEST: Booted ASUS KGPE-D16 with dual Opteron 6129 processors (16 cores) and 120k of CAR. Change-Id: I370ff368affde7061d6547527bda058b9016e977 Signed-off-by: Timothy Pearson <tpearson@raptorengineeringinc.com> Reviewed-on: http://review.coreboot.org/10404 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Tested-by: build bot (Jenkins) Tested-by: Raptor Engineering Automated Test Stand <noreply@raptorengineeringinc.com>
47 lines
605 B
Plaintext
47 lines
605 B
Plaintext
config CPU_AMD_SOCKET_S1G1
|
|
bool
|
|
|
|
if CPU_AMD_SOCKET_S1G1
|
|
|
|
config SOCKET_SPECIFIC_OPTIONS
|
|
def_bool y
|
|
select K8_REV_F_SUPPORT
|
|
select K8_HT_FREQ_1G_SUPPORT
|
|
select CPU_AMD_MODEL_FXX
|
|
select X86_AMD_FIXED_MTRRS
|
|
|
|
config CPU_SOCKET_TYPE
|
|
hex
|
|
default 0x12
|
|
|
|
#DDR2 and REG, S1G1
|
|
config DIMM_SUPPORT
|
|
hex
|
|
default 0x0204
|
|
|
|
config CPU_ADDR_BITS
|
|
int
|
|
default 40
|
|
|
|
config DCACHE_RAM_BASE
|
|
hex
|
|
default 0xc8000
|
|
|
|
config DCACHE_RAM_SIZE
|
|
hex
|
|
default 0x08000
|
|
|
|
config DCACHE_BSP_STACK_SIZE
|
|
hex
|
|
default 0x2000
|
|
|
|
config DCACHE_BSP_STACK_SLUSH
|
|
hex
|
|
default 0x1000
|
|
|
|
config DCACHE_AP_STACK_SIZE
|
|
hex
|
|
default 0x400
|
|
|
|
endif
|