ff744bf0ee
Signed-off-by: Martin Roth <martin@coreboot.org> Change-Id: Iee2056a50a1201626fa29194afdbfc1f11094420 Reviewed-on: https://review.coreboot.org/c/coreboot/+/36333 Reviewed-by: Patrick Rudolph <siro@das-labor.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
78 lines
2.2 KiB
C
78 lines
2.2 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#include <arch/io.h>
|
|
#include <console/console.h>
|
|
#include <device/pci_ops.h>
|
|
|
|
#include "amd8111_smbus.h"
|
|
|
|
#define SMBUS_IO_BASE 0x0f00
|
|
|
|
static void enable_smbus(void)
|
|
{
|
|
pci_devfn_t dev;
|
|
uint8_t enable;
|
|
|
|
dev = pci_locate_device(PCI_ID(0x1022, 0x746b), 0);
|
|
if (dev == PCI_DEV_INVALID) {
|
|
die("SMBUS controller not found\n");
|
|
}
|
|
|
|
pci_write_config32(dev, 0x58, SMBUS_IO_BASE | 1);
|
|
enable = pci_read_config8(dev, 0x41);
|
|
pci_write_config8(dev, 0x41, enable | (1 << 7));
|
|
|
|
/* check that we can see the smbus controller I/O. */
|
|
if (inw(SMBUS_IO_BASE)==0xFF){
|
|
die("SMBUS controller I/O not found\n");
|
|
}
|
|
|
|
/* clear any lingering errors, so the transaction will run */
|
|
outw(inw(SMBUS_IO_BASE + SMBGSTATUS), SMBUS_IO_BASE + SMBGSTATUS);
|
|
printk(BIOS_SPEW, "SMBus controller enabled\n");
|
|
}
|
|
|
|
static inline int smbus_recv_byte(unsigned int device)
|
|
{
|
|
return do_smbus_recv_byte(SMBUS_IO_BASE, device);
|
|
}
|
|
|
|
static inline int smbus_send_byte(unsigned int device, unsigned char val)
|
|
{
|
|
return do_smbus_send_byte(SMBUS_IO_BASE, device, val);
|
|
}
|
|
|
|
static inline int smbus_read_byte(unsigned int device, unsigned int address)
|
|
{
|
|
return do_smbus_read_byte(SMBUS_IO_BASE, device, address);
|
|
}
|
|
|
|
static inline int smbus_write_byte(unsigned int device, unsigned int address,
|
|
unsigned char val)
|
|
{
|
|
return do_smbus_write_byte(SMBUS_IO_BASE, device, address, val);
|
|
}
|
|
|
|
static inline int smbus_block_read(unsigned int device, unsigned int cmd, u8 bytes,
|
|
u8 *buf)
|
|
{
|
|
return do_smbus_block_read(SMBUS_IO_BASE, device, cmd, bytes, buf);
|
|
}
|
|
|
|
static inline int smbus_block_write(unsigned int device, unsigned int cmd, u8 bytes,
|
|
const u8 *buf)
|
|
{
|
|
return do_smbus_block_write(SMBUS_IO_BASE, device, cmd, bytes, buf);
|
|
}
|