sravan/system76-edk2
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

MdeModulePkg: Apply uncrustify changes

Browse Source 
REF: https://bugzilla.tianocore.org/show_bug.cgi?id=3737

Apply uncrustify changes to .c/.h files in the MdeModulePkg package

Cc: Andrew Fish <afish@apple.com>
Cc: Leif Lindholm <leif@nuviainc.com>
Cc: Michael D Kinney <michael.d.kinney@intel.com>
Signed-off-by: Michael Kubacki <michael.kubacki@microsoft.com>
Reviewed-by: Liming Gao <gaoliming@byosoft.com.cn>
This commit is contained in:
Michael Kubacki
2021-12-05 14:54:02 -08:00
committed by mergify[bot]
parent 7c7184e201
commit 1436aea4d5
994 changed files with 107608 additions and 101311 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
MdeModulePkg/Include/Ppi/AtaAhciController.h
View File

@@ -21,7 +21,7 @@
//
// Forward declaration for the EDKII_ATA_AHCI_HOST_CONTROLLER_PPI.
//
typedef struct _EDKII_ATA_AHCI_HOST_CONTROLLER_PPI EDKII_ATA_AHCI_HOST_CONTROLLER_PPI;
typedef struct _EDKII_ATA_AHCI_HOST_CONTROLLER_PPI EDKII_ATA_AHCI_HOST_CONTROLLER_PPI;
/**
Get the MMIO base address of ATA AHCI host controller.
@@ -37,7 +37,7 @@ typedef struct _EDKII_ATA_AHCI_HOST_CONTROLLER_PPI EDKII_ATA_AHCI_HOST_CONTROLL
**/
typedef
EFI_STATUS
(EFIAPI *EDKII_ATA_AHCI_HC_GET_MMIO_BAR) (
(EFIAPI *EDKII_ATA_AHCI_HC_GET_MMIO_BAR)(
IN EDKII_ATA_AHCI_HOST_CONTROLLER_PPI *This,
IN UINT8 ControllerId,
OUT UINTN *MmioBar
@@ -63,7 +63,7 @@ EFI_STATUS
**/
typedef
EFI_STATUS
(EFIAPI *EDKII_ATA_AHCI_HC_GET_DEVICE_PATH) (
(EFIAPI *EDKII_ATA_AHCI_HC_GET_DEVICE_PATH)(
IN EDKII_ATA_AHCI_HOST_CONTROLLER_PPI *This,
IN UINT8 ControllerId,
OUT UINTN *DevicePathLength,
@@ -78,6 +78,6 @@ struct _EDKII_ATA_AHCI_HOST_CONTROLLER_PPI {
EDKII_ATA_AHCI_HC_GET_DEVICE_PATH GetAhciHcDevicePath;
};
extern EFI_GUID gEdkiiPeiAtaAhciHostControllerPpiGuid;
extern EFI_GUID gEdkiiPeiAtaAhciHostControllerPpiGuid;
#endif

22
MdeModulePkg/Include/Ppi/AtaController.h
View File

@@ -30,7 +30,7 @@ typedef struct _PEI_ATA_CONTROLLER_PPI PEI_ATA_CONTROLLER_PPI;
/// This is designed for old generation chipset with PATA/SATA controllers.
/// It may be ignored in PPI implementation for new generation chipset without PATA controller.
///
#define PEI_ICH_IDE_NONE 0x00
#define PEI_ICH_IDE_NONE 0x00
///
/// This bit is used in the ChannelMask parameter of EnableAtaChannel() to
@@ -38,7 +38,7 @@ typedef struct _PEI_ATA_CONTROLLER_PPI PEI_ATA_CONTROLLER_PPI;
/// This is designed for old generation chipset with PATA/SATA controllers.
/// It may be ignored in PPI implementation for new generation chipset without PATA controller.
///
#define PEI_ICH_IDE_PRIMARY 0x01
#define PEI_ICH_IDE_PRIMARY 0x01
///
/// This bit is used in the ChannelMask parameter of EnableAtaChannel() to
@@ -46,7 +46,7 @@ typedef struct _PEI_ATA_CONTROLLER_PPI PEI_ATA_CONTROLLER_PPI;
/// This is designed for old generation chipset with PATA/SATA controllers.
/// It may be ignored in PPI implementation for new generation chipset without PATA controller.
///
#define PEI_ICH_IDE_SECONDARY 0x02
#define PEI_ICH_IDE_SECONDARY 0x02
///
/// This bit is used in the ChannelMask parameter of EnableAtaChannel() to
@@ -54,7 +54,7 @@ typedef struct _PEI_ATA_CONTROLLER_PPI PEI_ATA_CONTROLLER_PPI;
/// This is designed for old generation chipset with PATA/SATA controllers.
/// It may be ignored in PPI implementation for new generation chipset without PATA controller.
///
#define PEI_ICH_SATA_NONE 0x04
#define PEI_ICH_SATA_NONE 0x04
///
/// This bit is used in the ChannelMask parameter of EnableAtaChannel() to
@@ -62,7 +62,7 @@ typedef struct _PEI_ATA_CONTROLLER_PPI PEI_ATA_CONTROLLER_PPI;
/// This is designed for old generation chipset with PATA/SATA controllers.
/// It may be ignored in PPI implementation for new generation chipset without PATA controller.
///
#define PEI_ICH_SATA_PRIMARY 0x08
#define PEI_ICH_SATA_PRIMARY 0x08
///
/// This bit is used in the ChannelMask parameter of EnableAtaChannel() to
@@ -79,11 +79,11 @@ typedef struct {
///
/// Base I/O port address of the IDE controller's command block
///
UINT16 CommandBlockBaseAddr;
UINT16 CommandBlockBaseAddr;
///
/// Base I/O port address of the IDE controller's control block
///
UINT16 ControlBlockBaseAddr;
UINT16 ControlBlockBaseAddr;
} IDE_REGS_BASE_ADDR;
/**
@@ -144,12 +144,10 @@ UINT32
/// retrieves the base I/O port addresses to the enabled IDE and SATA channels.
///
struct _PEI_ATA_CONTROLLER_PPI {
PEI_ENABLE_ATA EnableAtaChannel;
GET_IDE_REGS_BASE_ADDR GetIdeRegsBaseAddr;
PEI_ENABLE_ATA EnableAtaChannel;
GET_IDE_REGS_BASE_ADDR GetIdeRegsBaseAddr;
};
extern EFI_GUID gPeiAtaControllerPpiGuid;
extern EFI_GUID gPeiAtaControllerPpiGuid;
#endif

15
MdeModulePkg/Include/Ppi/AtaPassThru.h
View File

@@ -22,15 +22,14 @@
//
// Forward declaration for the EDKII_PEI_ATA_PASS_THRU_PPI.
//
typedef struct _EDKII_PEI_ATA_PASS_THRU_PPI EDKII_PEI_ATA_PASS_THRU_PPI;
typedef struct _EDKII_PEI_ATA_PASS_THRU_PPI EDKII_PEI_ATA_PASS_THRU_PPI;
//
// Revision The revision to which the ATA Pass Thru PPI interface adheres.
// All future revisions must be backwards compatible.
// If a future version is not back wards compatible it is not the same GUID.
//
#define EDKII_PEI_ATA_PASS_THRU_PPI_REVISION 0x00010000
#define EDKII_PEI_ATA_PASS_THRU_PPI_REVISION 0x00010000
/**
Sends an ATA command to an ATA device that is attached to the ATA controller.
@@ -69,7 +68,7 @@ typedef struct _EDKII_PEI_ATA_PASS_THRU_PPI EDKII_PEI_ATA_PASS_THRU_PPI;
**/
typedef
EFI_STATUS
(EFIAPI *EDKII_PEI_ATA_PASS_THRU_PASSTHRU) (
(EFIAPI *EDKII_PEI_ATA_PASS_THRU_PASSTHRU)(
IN EDKII_PEI_ATA_PASS_THRU_PPI *This,
IN UINT16 Port,
IN UINT16 PortMultiplierPort,
@@ -110,7 +109,7 @@ EFI_STATUS
**/
typedef
EFI_STATUS
(EFIAPI *EDKII_PEI_ATA_PASS_THRU_THRU_GET_NEXT_PORT) (
(EFIAPI *EDKII_PEI_ATA_PASS_THRU_THRU_GET_NEXT_PORT)(
IN EDKII_PEI_ATA_PASS_THRU_PPI *This,
IN OUT UINT16 *Port
);
@@ -164,7 +163,7 @@ EFI_STATUS
**/
typedef
EFI_STATUS
(EFIAPI *EDKII_PEI_ATA_PASS_THRU_GET_NEXT_DEVICE) (
(EFIAPI *EDKII_PEI_ATA_PASS_THRU_GET_NEXT_DEVICE)(
IN EDKII_PEI_ATA_PASS_THRU_PPI *This,
IN UINT16 Port,
IN OUT UINT16 *PortMultiplierPort
@@ -189,7 +188,7 @@ EFI_STATUS
**/
typedef
EFI_STATUS
(EFIAPI *EDKII_PEI_ATA_PASS_THRU_GET_DEVICE_PATH) (
(EFIAPI *EDKII_PEI_ATA_PASS_THRU_GET_DEVICE_PATH)(
IN EDKII_PEI_ATA_PASS_THRU_PPI *This,
OUT UINTN *DevicePathLength,
OUT EFI_DEVICE_PATH_PROTOCOL **DevicePath
@@ -208,6 +207,6 @@ struct _EDKII_PEI_ATA_PASS_THRU_PPI {
EDKII_PEI_ATA_PASS_THRU_GET_DEVICE_PATH GetDevicePath;
};
extern EFI_GUID gEdkiiPeiAtaPassThruPpiGuid;
extern EFI_GUID gEdkiiPeiAtaPassThruPpiGuid;
#endif

6
MdeModulePkg/Include/Ppi/CapsuleOnDisk.h
View File

@@ -40,16 +40,16 @@ EFI_STATUS
/// Finds and loads the recovery files.
///
struct _EDKII_PEI_CAPSULE_ON_DISK_PPI {
EDKII_PEI_LOAD_CAPSULE_ON_DISK LoadCapsuleOnDisk; ///< Loads a DXE binary capsule into memory.
EDKII_PEI_LOAD_CAPSULE_ON_DISK LoadCapsuleOnDisk; ///< Loads a DXE binary capsule into memory.
};
extern EFI_GUID gEdkiiPeiCapsuleOnDiskPpiGuid;
extern EFI_GUID gEdkiiPeiCapsuleOnDiskPpiGuid;
#define EDKII_PEI_BOOT_IN_CAPSULE_ON_DISK_MODE_PPI \
{ \
0xb08a11e4, 0xe2b7, 0x4b75, { 0xb5, 0x15, 0xaf, 0x61, 0x6, 0x68, 0xbf, 0xd1 } \
}
extern EFI_GUID gEdkiiPeiBootInCapsuleOnDiskModePpiGuid;
extern EFI_GUID gEdkiiPeiBootInCapsuleOnDiskModePpiGuid;
#endif

7
MdeModulePkg/Include/Ppi/Debug.h
View File

@@ -65,11 +65,10 @@ VOID
/// This PPI contains a set of services to print message to debug output device
///
struct _EDKII_DEBUG_PPI {
EDKII_DEBUG_BPRINT DebugBPrint;
EDKII_DEBUG_ASSERT DebugAssert;
EDKII_DEBUG_BPRINT DebugBPrint;
EDKII_DEBUG_ASSERT DebugAssert;
};
extern EFI_GUID gEdkiiDebugPpiGuid;
extern EFI_GUID gEdkiiDebugPpiGuid;
#endif

19
MdeModulePkg/Include/Ppi/IoMmu.h
View File

@@ -6,7 +6,6 @@ SPDX-License-Identifier: BSD-2-Clause-Patent
**/
#ifndef __PEI_IOMMU_H__
#define __PEI_IOMMU_H__
@@ -33,14 +32,14 @@ SPDX-License-Identifier: BSD-2-Clause-Patent
//
// Forward reference for pure ANSI compatability
//
typedef struct _EDKII_IOMMU_PPI EDKII_IOMMU_PPI;
typedef struct _EDKII_IOMMU_PPI EDKII_IOMMU_PPI;
//
// Revision The revision to which the IOMMU interface adheres.
// All future revisions must be backwards compatible.
// If a future version is not back wards compatible it is not the same GUID.
//
#define EDKII_IOMMU_PPI_REVISION 0x00010000
#define EDKII_IOMMU_PPI_REVISION 0x00010000
/**
Set IOMMU attribute for a system memory.
@@ -185,17 +184,17 @@ EFI_STATUS
/// IOMMU PPI structure.
///
struct _EDKII_IOMMU_PPI {
UINT64 Revision;
EDKII_PEI_IOMMU_SET_ATTRIBUTE SetAttribute;
EDKII_PEI_IOMMU_MAP Map;
EDKII_PEI_IOMMU_UNMAP Unmap;
EDKII_PEI_IOMMU_ALLOCATE_BUFFER AllocateBuffer;
EDKII_PEI_IOMMU_FREE_BUFFER FreeBuffer;
UINT64 Revision;
EDKII_PEI_IOMMU_SET_ATTRIBUTE SetAttribute;
EDKII_PEI_IOMMU_MAP Map;
EDKII_PEI_IOMMU_UNMAP Unmap;
EDKII_PEI_IOMMU_ALLOCATE_BUFFER AllocateBuffer;
EDKII_PEI_IOMMU_FREE_BUFFER FreeBuffer;
};
///
/// IOMMU PPI GUID variable.
///
extern EFI_GUID gEdkiiIoMmuPpiGuid;
extern EFI_GUID gEdkiiIoMmuPpiGuid;
#endif

8
MdeModulePkg/Include/Ppi/IpmiPpi.h
View File

@@ -37,13 +37,13 @@ typedef struct _PEI_IPMI_PPI PEI_IPMI_PPI;
**/
typedef
EFI_STATUS
(EFIAPI *PEI_IPMI_SUBMIT_COMMAND) (
(EFIAPI *PEI_IPMI_SUBMIT_COMMAND)(
IN PEI_IPMI_PPI *This,
IN UINT8 NetFunction,
IN UINT8 Command,
IN UINT8 *RequestData,
IN UINT32 RequestDataSize,
OUT UINT8 *ResponseData,
OUT UINT8 *ResponseData,
IN OUT UINT32 *ResponseDataSize
);
@@ -51,9 +51,9 @@ EFI_STATUS
// IPMI PPI
//
struct _PEI_IPMI_PPI {
PEI_IPMI_SUBMIT_COMMAND IpmiSubmitCommand;
PEI_IPMI_SUBMIT_COMMAND IpmiSubmitCommand;
};
extern EFI_GUID gPeiIpmiPpiGuid;
extern EFI_GUID gPeiIpmiPpiGuid;
#endif

8
MdeModulePkg/Include/Ppi/NvmExpressHostController.h
View File

@@ -21,7 +21,7 @@
//
// Forward declaration for the EDKII_NVM_EXPRESS_HOST_CONTROLLER_PPI.
//
typedef struct _EDKII_NVM_EXPRESS_HOST_CONTROLLER_PPI EDKII_NVM_EXPRESS_HOST_CONTROLLER_PPI;
typedef struct _EDKII_NVM_EXPRESS_HOST_CONTROLLER_PPI EDKII_NVM_EXPRESS_HOST_CONTROLLER_PPI;
/**
Get the MMIO base address of NVM Express host controller.
@@ -38,7 +38,7 @@ typedef struct _EDKII_NVM_EXPRESS_HOST_CONTROLLER_PPI EDKII_NVM_EXPRESS_HOST_CO
**/
typedef
EFI_STATUS
(EFIAPI *EDKII_NVM_EXPRESS_HC_GET_MMIO_BAR) (
(EFIAPI *EDKII_NVM_EXPRESS_HC_GET_MMIO_BAR)(
IN EDKII_NVM_EXPRESS_HOST_CONTROLLER_PPI *This,
IN UINT8 ControllerId,
OUT UINTN *MmioBar
@@ -65,7 +65,7 @@ EFI_STATUS
**/
typedef
EFI_STATUS
(EFIAPI *EDKII_NVM_EXPRESS_HC_GET_DEVICE_PATH) (
(EFIAPI *EDKII_NVM_EXPRESS_HC_GET_DEVICE_PATH)(
IN EDKII_NVM_EXPRESS_HOST_CONTROLLER_PPI *This,
IN UINT8 ControllerId,
OUT UINTN *DevicePathLength,
@@ -81,6 +81,6 @@ struct _EDKII_NVM_EXPRESS_HOST_CONTROLLER_PPI {
EDKII_NVM_EXPRESS_HC_GET_DEVICE_PATH GetNvmeHcDevicePath;
};
extern EFI_GUID gEdkiiPeiNvmExpressHostControllerPpiGuid;
extern EFI_GUID gEdkiiPeiNvmExpressHostControllerPpiGuid;
#endif

19
MdeModulePkg/Include/Ppi/NvmExpressPassThru.h
View File

@@ -22,7 +22,7 @@
//
// Forward declaration for the EDKII_PEI_NVM_EXPRESS_PASS_THRU_PPI.
//
typedef struct _EDKII_PEI_NVM_EXPRESS_PASS_THRU_PPI EDKII_PEI_NVM_EXPRESS_PASS_THRU_PPI;
typedef struct _EDKII_PEI_NVM_EXPRESS_PASS_THRU_PPI EDKII_PEI_NVM_EXPRESS_PASS_THRU_PPI;
//
// Revision The revision to which the Nvme Pass Thru PPI interface adheres.
@@ -50,7 +50,7 @@ typedef struct _EDKII_PEI_NVM_EXPRESS_PASS_THRU_PPI EDKII_PEI_NVM_EXPRESS_PASS_
**/
typedef
EFI_STATUS
(EFIAPI *EDKII_PEI_NVME_PASS_THRU_GET_DEVICE_PATH) (
(EFIAPI *EDKII_PEI_NVME_PASS_THRU_GET_DEVICE_PATH)(
IN EDKII_PEI_NVM_EXPRESS_PASS_THRU_PPI *This,
OUT UINTN *DevicePathLength,
OUT EFI_DEVICE_PATH_PROTOCOL **DevicePath
@@ -99,7 +99,6 @@ EFI_STATUS
IN OUT UINT32 *NamespaceId
);
/**
Sends an NVM Express Command Packet to an NVM Express controller or namespace. This function only
supports blocking execution of the command.
@@ -133,7 +132,7 @@ EFI_STATUS
**/
typedef
EFI_STATUS
(EFIAPI *EDKII_PEI_NVME_PASS_THRU_PASSTHRU) (
(EFIAPI *EDKII_PEI_NVME_PASS_THRU_PASSTHRU)(
IN EDKII_PEI_NVM_EXPRESS_PASS_THRU_PPI *This,
IN UINT32 NamespaceId,
IN OUT EFI_NVM_EXPRESS_PASS_THRU_COMMAND_PACKET *Packet
@@ -144,13 +143,13 @@ EFI_STATUS
// to a mass storage device.
//
struct _EDKII_PEI_NVM_EXPRESS_PASS_THRU_PPI {
UINT64 Revision;
EFI_NVM_EXPRESS_PASS_THRU_MODE *Mode;
EDKII_PEI_NVME_PASS_THRU_GET_DEVICE_PATH GetDevicePath;
EDKII_PEI_NVME_PASS_THRU_GET_NEXT_NAMESPACE GetNextNameSpace;
EDKII_PEI_NVME_PASS_THRU_PASSTHRU PassThru;
UINT64 Revision;
EFI_NVM_EXPRESS_PASS_THRU_MODE *Mode;
EDKII_PEI_NVME_PASS_THRU_GET_DEVICE_PATH GetDevicePath;
EDKII_PEI_NVME_PASS_THRU_GET_NEXT_NAMESPACE GetNextNameSpace;
EDKII_PEI_NVME_PASS_THRU_PASSTHRU PassThru;
};
extern EFI_GUID gEdkiiPeiNvmExpressPassThruPpiGuid;
extern EFI_GUID gEdkiiPeiNvmExpressPassThruPpiGuid;
#endif

4
MdeModulePkg/Include/Ppi/PlatformSpecificResetFilter.h
View File

@@ -18,8 +18,8 @@
#define EDKII_PLATFORM_SPECIFIC_RESET_FILTER_PPI_GUID \
{ 0x8c9f4de3, 0x7b90, 0x47ef, { 0x93, 0x8, 0x28, 0x7c, 0xec, 0xd6, 0x6d, 0xe8 } }
typedef EFI_RESET_NOTIFICATION_PROTOCOL EDKII_PLATFORM_SPECIFIC_RESET_FILTER_PPI;
typedef EFI_RESET_NOTIFICATION_PROTOCOL EDKII_PLATFORM_SPECIFIC_RESET_FILTER_PPI;
extern EFI_GUID gEdkiiPlatformSpecificResetFilterPpiGuid;
extern EFI_GUID gEdkiiPlatformSpecificResetFilterPpiGuid;
#endif

4
MdeModulePkg/Include/Ppi/PlatformSpecificResetHandler.h
View File

@@ -16,8 +16,8 @@
#define EDKII_PLATFORM_SPECIFIC_RESET_HANDLER_PPI_GUID \
{ 0x75cf14ae, 0x3441, 0x49dc, { 0xaa, 0x10, 0xbb, 0x35, 0xa7, 0xba, 0x8b, 0xab } }
typedef EFI_RESET_NOTIFICATION_PROTOCOL EDKII_PLATFORM_SPECIFIC_RESET_HANDLER_PPI;
typedef EFI_RESET_NOTIFICATION_PROTOCOL EDKII_PLATFORM_SPECIFIC_RESET_HANDLER_PPI;
extern EFI_GUID gEdkiiPlatformSpecificResetHandlerPpiGuid;
extern EFI_GUID gEdkiiPlatformSpecificResetHandlerPpiGuid;
#endif

4
MdeModulePkg/Include/Ppi/PlatformSpecificResetNotification.h
View File

@@ -19,8 +19,8 @@
#define EDKII_PLATFORM_SPECIFIC_RESET_NOTIFICATION_PPI_GUID \
{ 0xe09f355d, 0xdae8, 0x4910, { 0xb1, 0x4a, 0x92, 0x78, 0x0f, 0xdc, 0xf7, 0xcb } }
typedef EFI_RESET_NOTIFICATION_PROTOCOL EDKII_PLATFORM_SPECIFIC_RESET_NOTIFICATION_PPI;
typedef EFI_RESET_NOTIFICATION_PROTOCOL EDKII_PLATFORM_SPECIFIC_RESET_NOTIFICATION_PPI;
extern EFI_GUID gEdkiiPlatformSpecificResetNotificationPpiGuid;
extern EFI_GUID gEdkiiPlatformSpecificResetNotificationPpiGuid;
#endif

2
MdeModulePkg/Include/Ppi/PostBootScriptTable.h
View File

@@ -15,6 +15,6 @@
#define PEI_POST_BOOT_SCRIPT_TABLE_PPI_GUID \
{0x88c9d306, 0x900, 0x4eb5, 0x82, 0x60, 0x3e, 0x2d, 0xbe, 0xda, 0x1f, 0x89};
extern EFI_GUID gPeiPostScriptTablePpiGuid;
extern EFI_GUID gPeiPostScriptTablePpiGuid;
#endif

8
MdeModulePkg/Include/Ppi/SdMmcHostController.h
View File

@@ -20,7 +20,7 @@ SPDX-License-Identifier: BSD-2-Clause-Patent
///
/// Forward declaration for the SD_MMC_HOST_CONTROLLER_PPI.
///
typedef struct _EDKII_SD_MMC_HOST_CONTROLLER_PPI EDKII_SD_MMC_HOST_CONTROLLER_PPI;
typedef struct _EDKII_SD_MMC_HOST_CONTROLLER_PPI EDKII_SD_MMC_HOST_CONTROLLER_PPI;
/**
Get the MMIO base address of SD/MMC host controller.
@@ -42,16 +42,16 @@ EFI_STATUS
IN EDKII_SD_MMC_HOST_CONTROLLER_PPI *This,
IN UINT8 ControllerId,
IN OUT UINTN **MmioBar,
OUT UINT8 *BarNum
OUT UINT8 *BarNum
);
///
/// This PPI contains a set of services to interact with the SD_MMC host controller.
///
struct _EDKII_SD_MMC_HOST_CONTROLLER_PPI {
EDKII_SD_MMC_HC_GET_MMIO_BAR GetSdMmcHcMmioBar;
EDKII_SD_MMC_HC_GET_MMIO_BAR GetSdMmcHcMmioBar;
};
extern EFI_GUID gEdkiiPeiSdMmcHostControllerPpiGuid;
extern EFI_GUID gEdkiiPeiSdMmcHostControllerPpiGuid;
#endif

8
MdeModulePkg/Include/Ppi/SecPerformance.h
View File

@@ -21,7 +21,7 @@ typedef struct _PEI_SEC_PERFORMANCE_PPI PEI_SEC_PERFORMANCE_PPI;
/// Performance data collected in SEC phase.
///
typedef struct {
UINT64 ResetEnd; ///< Timer value logged at the beginning of firmware image execution, in unit of nanosecond.
UINT64 ResetEnd; ///< Timer value logged at the beginning of firmware image execution, in unit of nanosecond.
} FIRMWARE_SEC_PERFORMANCE;
/**
@@ -42,7 +42,7 @@ typedef struct {
**/
typedef
EFI_STATUS
(EFIAPI *GET_SEC_PERFORMANCE) (
(EFIAPI *GET_SEC_PERFORMANCE)(
IN CONST EFI_PEI_SERVICES **PeiServices,
IN PEI_SEC_PERFORMANCE_PPI *This,
OUT FIRMWARE_SEC_PERFORMANCE *Performance
@@ -52,9 +52,9 @@ EFI_STATUS
/// This PPI provides function to get performance data collected in SEC phase.
///
struct _PEI_SEC_PERFORMANCE_PPI {
GET_SEC_PERFORMANCE GetPerformance;
GET_SEC_PERFORMANCE GetPerformance;
};
extern EFI_GUID gPeiSecPerformancePpiGuid;
extern EFI_GUID gPeiSecPerformancePpiGuid;
#endif

2
MdeModulePkg/Include/Ppi/SerialPortPei.h
View File

@@ -15,6 +15,6 @@
0x490e9d85, 0x8aef, 0x4193, { 0x8e, 0x56, 0xf7, 0x34, 0xa9, 0xff, 0xac, 0x8b } \
}
extern EFI_GUID gPeiSerialPortPpiGuid;
extern EFI_GUID gPeiSerialPortPpiGuid;
#endif

16
MdeModulePkg/Include/Ppi/SmmAccess.h
View File

@@ -23,7 +23,7 @@ SPDX-License-Identifier: BSD-2-Clause-Patent
#define PEI_SMM_ACCESS_PPI_GUID \
{ 0x268f33a9, 0xcccd, 0x48be, { 0x88, 0x17, 0x86, 0x5, 0x3a, 0xc3, 0x2e, 0xd6 }}
typedef struct _PEI_SMM_ACCESS_PPI PEI_SMM_ACCESS_PPI;
typedef struct _PEI_SMM_ACCESS_PPI PEI_SMM_ACCESS_PPI;
/**
Opens the SMRAM area to be accessible by a PEIM driver.
@@ -126,14 +126,14 @@ EFI_STATUS
/// memory controller would publish this PPI.
///
struct _PEI_SMM_ACCESS_PPI {
PEI_SMM_OPEN Open;
PEI_SMM_CLOSE Close;
PEI_SMM_LOCK Lock;
PEI_SMM_CAPABILITIES GetCapabilities;
BOOLEAN LockState;
BOOLEAN OpenState;
PEI_SMM_OPEN Open;
PEI_SMM_CLOSE Close;
PEI_SMM_LOCK Lock;
PEI_SMM_CAPABILITIES GetCapabilities;
BOOLEAN LockState;
BOOLEAN OpenState;
};
extern EFI_GUID gPeiSmmAccessPpiGuid;
extern EFI_GUID gPeiSmmAccessPpiGuid;
#endif

7
MdeModulePkg/Include/Ppi/SmmCommunication.h
View File

@@ -12,7 +12,6 @@ SPDX-License-Identifier: BSD-2-Clause-Patent
**/
#ifndef _SMM_COMMUNICATION_PPI_H_
#define _SMM_COMMUNICATION_PPI_H_
@@ -21,7 +20,7 @@ SPDX-License-Identifier: BSD-2-Clause-Patent
0xae933e1c, 0xcc47, 0x4e38, { 0x8f, 0xe, 0xe2, 0xf6, 0x1d, 0x26, 0x5, 0xdf } \
}
typedef struct _EFI_PEI_SMM_COMMUNICATION_PPI EFI_PEI_SMM_COMMUNICATION_PPI;
typedef struct _EFI_PEI_SMM_COMMUNICATION_PPI EFI_PEI_SMM_COMMUNICATION_PPI;
/**
Communicates with a registered handler.
@@ -49,9 +48,9 @@ EFI_STATUS
/// between DXE drivers and a registered SMI handler.
///
struct _EFI_PEI_SMM_COMMUNICATION_PPI {
EFI_PEI_SMM_COMMUNICATE Communicate;
EFI_PEI_SMM_COMMUNICATE Communicate;
};
extern EFI_GUID gEfiPeiSmmCommunicationPpiGuid;
extern EFI_GUID gEfiPeiSmmCommunicationPpiGuid;
#endif

17
MdeModulePkg/Include/Ppi/SmmControl.h
View File

@@ -15,14 +15,13 @@
**/
#ifndef _SMM_CONTROL_PPI_H_
#define _SMM_CONTROL_PPI_H_
#define PEI_SMM_CONTROL_PPI_GUID \
{ 0x61c68702, 0x4d7e, 0x4f43, 0x8d, 0xef, 0xa7, 0x43, 0x5, 0xce, 0x74, 0xc5 }
typedef struct _PEI_SMM_CONTROL_PPI PEI_SMM_CONTROL_PPI;
typedef struct _PEI_SMM_CONTROL_PPI PEI_SMM_CONTROL_PPI;
/**
Invokes SMI activation from either the preboot or runtime environment.
@@ -43,9 +42,9 @@ typedef struct _PEI_SMM_CONTROL_PPI PEI_SMM_CONTROL_PPI;
**/
typedef
EFI_STATUS
(EFIAPI *PEI_SMM_ACTIVATE) (
(EFIAPI *PEI_SMM_ACTIVATE)(
IN EFI_PEI_SERVICES **PeiServices,
IN PEI_SMM_CONTROL_PPI * This,
IN PEI_SMM_CONTROL_PPI *This,
IN OUT INT8 *ArgumentBuffer OPTIONAL,
IN OUT UINTN *ArgumentBufferSize OPTIONAL,
IN BOOLEAN Periodic OPTIONAL,
@@ -67,9 +66,9 @@ EFI_STATUS
**/
typedef
EFI_STATUS
(EFIAPI *PEI_SMM_DEACTIVATE) (
(EFIAPI *PEI_SMM_DEACTIVATE)(
IN EFI_PEI_SERVICES **PeiServices,
IN PEI_SMM_CONTROL_PPI * This,
IN PEI_SMM_CONTROL_PPI *This,
IN BOOLEAN Periodic OPTIONAL
);
@@ -80,10 +79,10 @@ EFI_STATUS
/// Intel chipset
///
struct _PEI_SMM_CONTROL_PPI {
PEI_SMM_ACTIVATE Trigger;
PEI_SMM_DEACTIVATE Clear;
PEI_SMM_ACTIVATE Trigger;
PEI_SMM_DEACTIVATE Clear;
};
extern EFI_GUID gPeiSmmControlPpiGuid;
extern EFI_GUID gPeiSmmControlPpiGuid;
#endif

13
MdeModulePkg/Include/Ppi/StorageSecurityCommand.h
View File

@@ -21,7 +21,7 @@
//
// Forward declaration for the EDKII_PEI_STORAGE_SECURITY_CMD_PPI.
//
typedef struct _EDKII_PEI_STORAGE_SECURITY_CMD_PPI EDKII_PEI_STORAGE_SECURITY_CMD_PPI;
typedef struct _EDKII_PEI_STORAGE_SECURITY_CMD_PPI EDKII_PEI_STORAGE_SECURITY_CMD_PPI;
//
// Revision The revision to which the Storage Security Command interface adheres.
@@ -30,7 +30,6 @@ typedef struct _EDKII_PEI_STORAGE_SECURITY_CMD_PPI EDKII_PEI_STORAGE_SECURITY_C
//
#define EDKII_STORAGE_SECURITY_PPI_REVISION 0x00010000
/**
Gets the count of storage security devices that one specific driver detects.
@@ -43,7 +42,7 @@ typedef struct _EDKII_PEI_STORAGE_SECURITY_CMD_PPI EDKII_PEI_STORAGE_SECURITY_C
**/
typedef
EFI_STATUS
(EFIAPI *EDKII_PEI_STORAGE_SECURITY_GET_NUMBER_DEVICES) (
(EFIAPI *EDKII_PEI_STORAGE_SECURITY_GET_NUMBER_DEVICES)(
IN EDKII_PEI_STORAGE_SECURITY_CMD_PPI *This,
OUT UINTN *NumberofDevices
);
@@ -75,7 +74,7 @@ EFI_STATUS
**/
typedef
EFI_STATUS
(EFIAPI *EDKII_PEI_STORAGE_SECURITY_GET_DEVICE_PATH) (
(EFIAPI *EDKII_PEI_STORAGE_SECURITY_GET_DEVICE_PATH)(
IN EDKII_PEI_STORAGE_SECURITY_CMD_PPI *This,
IN UINTN DeviceIndex,
OUT UINTN *DevicePathLength,
@@ -170,7 +169,7 @@ EFI_STATUS
**/
typedef
EFI_STATUS
(EFIAPI *EDKII_PEI_STORAGE_SECURITY_RECEIVE_DATA) (
(EFIAPI *EDKII_PEI_STORAGE_SECURITY_RECEIVE_DATA)(
IN EDKII_PEI_STORAGE_SECURITY_CMD_PPI *This,
IN UINTN DeviceIndex,
IN UINT64 Timeout,
@@ -247,7 +246,7 @@ EFI_STATUS
**/
typedef
EFI_STATUS
(EFIAPI *EDKII_PEI_STORAGE_SECURITY_SEND_DATA) (
(EFIAPI *EDKII_PEI_STORAGE_SECURITY_SEND_DATA)(
IN EDKII_PEI_STORAGE_SECURITY_CMD_PPI *This,
IN UINTN DeviceIndex,
IN UINT64 Timeout,
@@ -272,6 +271,6 @@ struct _EDKII_PEI_STORAGE_SECURITY_CMD_PPI {
EDKII_PEI_STORAGE_SECURITY_SEND_DATA SendData;
};
extern EFI_GUID gEdkiiPeiStorageSecurityCommandPpiGuid;
extern EFI_GUID gEdkiiPeiStorageSecurityCommandPpiGuid;
#endif

8
MdeModulePkg/Include/Ppi/UfsHostController.h
View File

@@ -20,7 +20,7 @@ SPDX-License-Identifier: BSD-2-Clause-Patent
///
/// Forward declaration for the UFS_HOST_CONTROLLER_PPI.
///
typedef struct _EDKII_UFS_HOST_CONTROLLER_PPI EDKII_UFS_HOST_CONTROLLER_PPI;
typedef struct _EDKII_UFS_HOST_CONTROLLER_PPI EDKII_UFS_HOST_CONTROLLER_PPI;
/**
Get the MMIO base address of UFS host controller.
@@ -38,16 +38,16 @@ EFI_STATUS
(EFIAPI *EDKII_UFS_HC_GET_MMIO_BAR)(
IN EDKII_UFS_HOST_CONTROLLER_PPI *This,
IN UINT8 ControllerId,
OUT UINTN *MmioBar
OUT UINTN *MmioBar
);
///
/// This PPI contains a set of services to interact with the UFS host controller.
///
struct _EDKII_UFS_HOST_CONTROLLER_PPI {
EDKII_UFS_HC_GET_MMIO_BAR GetUfsHcMmioBar;
EDKII_UFS_HC_GET_MMIO_BAR GetUfsHcMmioBar;
};
extern EFI_GUID gEdkiiPeiUfsHostControllerPpiGuid;
extern EFI_GUID gEdkiiPeiUfsHostControllerPpiGuid;
#endif

15
MdeModulePkg/Include/Ppi/Usb2HostController.h
View File

@@ -248,15 +248,14 @@ EFI_STATUS
/// Specification for more information on these interfaces.
///
struct _PEI_USB2_HOST_CONTROLLER_PPI {
PEI_USB2_HOST_CONTROLLER_CONTROL_TRANSFER ControlTransfer;
PEI_USB2_HOST_CONTROLLER_BULK_TRANSFER BulkTransfer;
PEI_USB2_HOST_CONTROLLER_GET_ROOTHUB_PORT_NUMBER GetRootHubPortNumber;
PEI_USB2_HOST_CONTROLLER_GET_ROOTHUB_PORT_STATUS GetRootHubPortStatus;
PEI_USB2_HOST_CONTROLLER_SET_ROOTHUB_PORT_FEATURE SetRootHubPortFeature;
PEI_USB2_HOST_CONTROLLER_CLEAR_ROOTHUB_PORT_FEATURE ClearRootHubPortFeature;
PEI_USB2_HOST_CONTROLLER_CONTROL_TRANSFER ControlTransfer;
PEI_USB2_HOST_CONTROLLER_BULK_TRANSFER BulkTransfer;
PEI_USB2_HOST_CONTROLLER_GET_ROOTHUB_PORT_NUMBER GetRootHubPortNumber;
PEI_USB2_HOST_CONTROLLER_GET_ROOTHUB_PORT_STATUS GetRootHubPortStatus;
PEI_USB2_HOST_CONTROLLER_SET_ROOTHUB_PORT_FEATURE SetRootHubPortFeature;
PEI_USB2_HOST_CONTROLLER_CLEAR_ROOTHUB_PORT_FEATURE ClearRootHubPortFeature;
};
extern EFI_GUID gPeiUsb2HostControllerPpiGuid;
extern EFI_GUID gPeiUsb2HostControllerPpiGuid;
#endif

12
MdeModulePkg/Include/Ppi/UsbController.h
View File

@@ -28,25 +28,25 @@ typedef struct _PEI_USB_CONTROLLER_PPI PEI_USB_CONTROLLER_PPI;
/// This bit is used in the ControllerType return parameter of GetUsbController()
/// to identify the USB Host Controller type as UHCI
///
#define PEI_UHCI_CONTROLLER 0x01
#define PEI_UHCI_CONTROLLER 0x01
///
/// This bit is used in the ControllerType return parameter of GetUsbController()
/// to identify the USB Host Controller type as OHCI
///
#define PEI_OHCI_CONTROLLER 0x02
#define PEI_OHCI_CONTROLLER 0x02
///
/// This bit is used in the ControllerType return parameter of GetUsbController()
/// to identify the USB Host Controller type as EHCI
///
#define PEI_EHCI_CONTROLLER 0x03
#define PEI_EHCI_CONTROLLER 0x03
///
/// This bit is used in the ControllerType return parameter of GetUsbController()
/// to identify the USB Host Controller type as XHCI
///
#define PEI_XHCI_CONTROLLER 0x04
#define PEI_XHCI_CONTROLLER 0x04
/**
Retrieve USB Host Controller Info such as controller type and I/O Base Address.
@@ -79,9 +79,9 @@ EFI_STATUS
/// and the base address of the I/O ports used to access the USB Host Controller.
///
struct _PEI_USB_CONTROLLER_PPI {
PEI_GET_USB_CONTROLLER GetUsbController;
PEI_GET_USB_CONTROLLER GetUsbController;
};
extern EFI_GUID gPeiUsbControllerPpiGuid;
extern EFI_GUID gPeiUsbControllerPpiGuid;
#endif

15
MdeModulePkg/Include/Ppi/UsbHostController.h
View File

@@ -236,15 +236,14 @@ EFI_STATUS
/// Specification for more information on these interfaces.
///
struct _PEI_USB_HOST_CONTROLLER_PPI {
PEI_USB_HOST_CONTROLLER_CONTROL_TRANSFER ControlTransfer;
PEI_USB_HOST_CONTROLLER_BULK_TRANSFER BulkTransfer;
PEI_USB_HOST_CONTROLLER_GET_ROOTHUB_PORT_NUMBER GetRootHubPortNumber;
PEI_USB_HOST_CONTROLLER_GET_ROOTHUB_PORT_STATUS GetRootHubPortStatus;
PEI_USB_HOST_CONTROLLER_SET_ROOTHUB_PORT_FEATURE SetRootHubPortFeature;
PEI_USB_HOST_CONTROLLER_CLEAR_ROOTHUB_PORT_FEATURE ClearRootHubPortFeature;
PEI_USB_HOST_CONTROLLER_CONTROL_TRANSFER ControlTransfer;
PEI_USB_HOST_CONTROLLER_BULK_TRANSFER BulkTransfer;
PEI_USB_HOST_CONTROLLER_GET_ROOTHUB_PORT_NUMBER GetRootHubPortNumber;
PEI_USB_HOST_CONTROLLER_GET_ROOTHUB_PORT_STATUS GetRootHubPortStatus;
PEI_USB_HOST_CONTROLLER_SET_ROOTHUB_PORT_FEATURE SetRootHubPortFeature;
PEI_USB_HOST_CONTROLLER_CLEAR_ROOTHUB_PORT_FEATURE ClearRootHubPortFeature;
};
extern EFI_GUID gPeiUsbHostControllerPpiGuid;
extern EFI_GUID gPeiUsbHostControllerPpiGuid;
#endif

14
MdeModulePkg/Include/Ppi/UsbIo.h
View File

@@ -28,7 +28,7 @@ SPDX-License-Identifier: BSD-2-Clause-Patent
///
/// Forward declaration for the PEI_USB_IO_PPI.
///
typedef struct _PEI_USB_IO_PPI PEI_USB_IO_PPI;
typedef struct _PEI_USB_IO_PPI PEI_USB_IO_PPI;
/**
Submits control transfer to a target USB device.
@@ -177,13 +177,13 @@ EFI_STATUS
/// these interfaces.
///
struct _PEI_USB_IO_PPI {
PEI_USB_CONTROL_TRANSFER UsbControlTransfer;
PEI_USB_BULK_TRANSFER UsbBulkTransfer;
PEI_USB_GET_INTERFACE_DESCRIPTOR UsbGetInterfaceDescriptor;
PEI_USB_GET_ENDPOINT_DESCRIPTOR UsbGetEndpointDescriptor;
PEI_USB_PORT_RESET UsbPortReset;
PEI_USB_CONTROL_TRANSFER UsbControlTransfer;
PEI_USB_BULK_TRANSFER UsbBulkTransfer;
PEI_USB_GET_INTERFACE_DESCRIPTOR UsbGetInterfaceDescriptor;
PEI_USB_GET_ENDPOINT_DESCRIPTOR UsbGetEndpointDescriptor;
PEI_USB_PORT_RESET UsbPortReset;
};
extern EFI_GUID gPeiUsbIoPpiGuid;
extern EFI_GUID gPeiUsbIoPpiGuid;
#endif