ARM Packages: Removed trailing spaces
Trailing spaces create issue/warning when generating/applying patches. Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Ronald Cron <ronald.cron@arm.com> Reviewed-By: Olivier Martin <olivier.martin@arm.com> git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@15833 6f19259b-4bc3-4df7-8a09-765794883524
This commit is contained in:
committed by
oliviermartin
parent
62d441fb17
commit
3402aac7d9
@@ -1,13 +1,13 @@
|
||||
//
|
||||
// Copyright (c) 2011-2013, ARM Limited. All rights reserved.
|
||||
//
|
||||
// This program and the accompanying materials
|
||||
// are licensed and made available under the terms and conditions of the BSD License
|
||||
// which accompanies this distribution. The full text of the license may be found at
|
||||
// http://opensource.org/licenses/bsd-license.php
|
||||
//
|
||||
// THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
|
||||
// WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
|
||||
// This program and the accompanying materials
|
||||
// are licensed and made available under the terms and conditions of the BSD License
|
||||
// which accompanies this distribution. The full text of the license may be found at
|
||||
// http://opensource.org/licenses/bsd-license.php
|
||||
//
|
||||
// THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
|
||||
// WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
|
||||
//
|
||||
//
|
||||
|
||||
@@ -16,7 +16,7 @@
|
||||
#include "SecInternal.h"
|
||||
|
||||
INCLUDE AsmMacroIoLib.inc
|
||||
|
||||
|
||||
IMPORT CEntryPoint
|
||||
IMPORT ArmPlatformIsPrimaryCore
|
||||
IMPORT ArmPlatformGetCorePosition
|
||||
@@ -30,7 +30,7 @@
|
||||
|
||||
PRESERVE8
|
||||
AREA SecEntryPoint, CODE, READONLY
|
||||
|
||||
|
||||
StartupAddr DCD CEntryPoint
|
||||
|
||||
_ModuleEntryPoint FUNCTION
|
||||
@@ -46,18 +46,18 @@ _ModuleEntryPoint FUNCTION
|
||||
// Jump to Platform Specific Boot Action function
|
||||
blx ArmPlatformSecBootAction
|
||||
|
||||
_IdentifyCpu
|
||||
_IdentifyCpu
|
||||
// Identify CPU ID
|
||||
bl ArmReadMpidr
|
||||
// Keep a copy of the MpId register value
|
||||
mov r9, r0
|
||||
|
||||
|
||||
// Is it the Primary Core ?
|
||||
bl ArmPlatformIsPrimaryCore
|
||||
cmp r0, #1
|
||||
// Only the primary core initialize the memory (SMC)
|
||||
beq _InitMem
|
||||
|
||||
|
||||
_WaitInitMem
|
||||
// If we are not doing a cold boot in this case we should assume the Initial Memory to be already initialized
|
||||
// Otherwise we have to wait the Primary Core to finish the initialization
|
||||
@@ -68,7 +68,7 @@ _WaitInitMem
|
||||
bl ArmCallWFE
|
||||
// Now the Init Mem is initialized, we setup the secondary core stacks
|
||||
b _SetupSecondaryCoreStack
|
||||
|
||||
|
||||
_InitMem
|
||||
// If we are not doing a cold boot in this case we should assume the Initial Memory to be already initialized
|
||||
cmp r10, #ARM_SEC_COLD_BOOT
|
||||
@@ -76,7 +76,7 @@ _InitMem
|
||||
|
||||
// Initialize Init Boot Memory
|
||||
bl ArmPlatformSecBootMemoryInit
|
||||
|
||||
|
||||
_SetupPrimaryCoreStack
|
||||
// Get the top of the primary stacks (and the base of the secondary stacks)
|
||||
LoadConstantToReg (FixedPcdGet32(PcdCPUCoresSecStackBase), r1)
|
||||
@@ -112,7 +112,7 @@ _PrepareArguments
|
||||
// Move sec startup address into a data register
|
||||
// Ensure we're jumping to FV version of the code (not boot remapped alias)
|
||||
ldr r3, StartupAddr
|
||||
|
||||
|
||||
// Jump to SEC C code
|
||||
// r0 = mp_id
|
||||
// r1 = Boot Mode
|
||||
@@ -120,7 +120,7 @@ _PrepareArguments
|
||||
mov r1, r10
|
||||
blx r3
|
||||
ENDFUNC
|
||||
|
||||
|
||||
_NeverReturn
|
||||
b _NeverReturn
|
||||
END
|
||||
|
Reference in New Issue
Block a user