ArmPkg/ArmCortexA5x: Declared the helper functions to access the CPU Extended Control Register
This register is A5x specific. It is the reason why the code moved from ArmLib to ArmCpuLib/ArmCortexA5xLib. Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Olivier Martin <olivier.martin@arm.com> git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@15397 6f19259b-4bc3-4df7-8a09-765794883524
This commit is contained in:
committed by
oliviermartin
parent
52d44f77c2
commit
47d183db53
@@ -37,8 +37,6 @@ GCC_ASM_EXPORT (ArmWriteScr)
|
||||
GCC_ASM_EXPORT (ArmWriteMVBar)
|
||||
GCC_ASM_EXPORT (ArmCallWFE)
|
||||
GCC_ASM_EXPORT (ArmCallSEV)
|
||||
GCC_ASM_EXPORT (ArmReadCpuExCr)
|
||||
GCC_ASM_EXPORT (ArmWriteCpuExCr)
|
||||
GCC_ASM_EXPORT (ArmReadCpuActlr)
|
||||
GCC_ASM_EXPORT (ArmWriteCpuActlr)
|
||||
|
||||
@@ -200,16 +198,6 @@ ASM_PFX(ArmCallSEV):
|
||||
sev
|
||||
ret
|
||||
|
||||
ASM_PFX(ArmReadCpuExCr):
|
||||
mrs x0, S3_1_c15_c2_1
|
||||
ret
|
||||
|
||||
ASM_PFX(ArmWriteCpuExCr):
|
||||
msr S3_1_c15_c2_1, x0
|
||||
dsb sy
|
||||
isb
|
||||
ret
|
||||
|
||||
ASM_PFX(ArmReadCpuActlr):
|
||||
mrs x0, S3_1_c15_c2_0
|
||||
ret
|
||||
|
Reference in New Issue
Block a user