sravan/system76-edk2
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

MdeModulePkg/Bus/Ata: Fix various typos

Browse Source 
Fix various typos in documentation, comments and debug strings.

Cc: Jian J Wang <jian.j.wang@intel.com>
Cc: Hao A Wu <hao.a.wu@intel.com>
Cc: Ray Ni <ray.ni@intel.com>
Signed-off-by: Antoine Coeur <coeur@gmx.fr>
Reviewed-by: Philippe Mathieu-Daude <philmd@redhat.com>
Acked-by: Liming Gao <liming.gao@intel.com>
Signed-off-by: Philippe Mathieu-Daude <philmd@redhat.com>
Message-Id: <20200207010831.9046-12-philmd@redhat.com>
[lersek@redhat.com: replace EFI_D_xxx w/ DEBUG_xxx to shut up PatchCheck]
This commit is contained in:
Antoine Coeur
2020-02-07 02:07:24 +01:00
committed by mergify[bot]
parent 02d7b79771
commit 8c39253dff
13 changed files with 45 additions and 45 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
MdeModulePkg/Bus/Ata/AhciPei/AhciMode.c
View File

@@ -266,7 +266,7 @@ AhciWaitMemSet (
do {
//
// Access sytem memory to see if the value is the tested one.
// Access system memory to see if the value is the tested one.
//
// The system memory pointed by Address will be updated by the
// SATA Host Controller, "volatile" is introduced to prevent
@@ -520,7 +520,7 @@ AhciBuildCommand (
}
/**
Buid a command FIS.
Build a command FIS.
@param[in,out] CmdFis A pointer to the EFI_AHCI_COMMAND_FIS data
structure.
@@ -801,7 +801,7 @@ AhciPioTransfer (
AhciWriteReg (AhciBar, Offset, Data64.Uint32.Upper32);
//
// Single task envrionment, we only use one command table for all port
// Single task environment, we only use one command table for all port
//
Offset = AHCI_PORT_START + Port * AHCI_PORT_REG_WIDTH + AHCI_PORT_CLB;
OldCmdListLo = AhciReadReg (AhciBar, Offset);
@@ -1843,7 +1843,7 @@ AhciModeInitialization (
if (EFI_ERROR (Status)) {
DEBUG ((
DEBUG_ERROR,
"%a: Error occured when waiting for the first D2H register FIS - %r\n",
"%a: Error occurred when waiting for the first D2H register FIS - %r\n",
__FUNCTION__, Status
));
continue;