ArmPkg/ArmLib: Removed duplicated invalidate TLB function
ArmInvalidateInstructionAndDataTlb() was doing the same thing as ArmInvalidateTlb(). Both invalidate Data and Instruction TLBs. Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Olivier Martin <olivier.martin@arm.com> git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@16253 6f19259b-4bc3-4df7-8a09-765794883524
This commit is contained in:
committed by
oliviermartin
parent
d2e7e385fc
commit
8dd618d211
@@ -18,7 +18,6 @@
|
||||
.text
|
||||
.align 2
|
||||
GCC_ASM_EXPORT(ArmDisableCachesAndMmu)
|
||||
GCC_ASM_EXPORT(ArmInvalidateInstructionAndDataTlb)
|
||||
GCC_ASM_EXPORT(ArmCleanInvalidateDataCache)
|
||||
GCC_ASM_EXPORT(ArmCleanDataCache)
|
||||
GCC_ASM_EXPORT(ArmInvalidateDataCache)
|
||||
@@ -68,10 +67,6 @@ ASM_PFX(ArmDisableCachesAndMmu):
|
||||
mcr p15, 0, r0, c1, c0, 0 @ Write control register
|
||||
bx LR
|
||||
|
||||
ASM_PFX(ArmInvalidateInstructionAndDataTlb):
|
||||
mcr p15, 0, r0, c8, c7, 0 @ Invalidate Inst TLB and Data TLB
|
||||
bx lr
|
||||
|
||||
ASM_PFX(ArmInvalidateDataCacheEntryByMVA):
|
||||
mcr p15, 0, r0, c7, c6, 1 @invalidate single data cache line
|
||||
bx lr
|
||||
|
Reference in New Issue
Block a user