ArmPkg/ArmLib: Added ArmReadMidr()
Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Olivier Martin <olivier.martin@arm.com> git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@15240 6f19259b-4bc3-4df7-8a09-765794883524
This commit is contained in:
committed by
oliviermartin
parent
226d5572ad
commit
9401d6f4b9
@@ -43,6 +43,7 @@ GCC_ASM_EXPORT(ArmSetHighVectors)
|
||||
GCC_ASM_EXPORT(ArmIsMpCore)
|
||||
GCC_ASM_EXPORT(ArmCallWFI)
|
||||
GCC_ASM_EXPORT(ArmReadMpidr)
|
||||
GCC_ASM_EXPORT(ArmReadMidr)
|
||||
GCC_ASM_EXPORT(ArmUpdateTranslationTableEntry)
|
||||
GCC_ASM_EXPORT(ArmEnableFiq)
|
||||
GCC_ASM_EXPORT(ArmDisableFiq)
|
||||
@@ -216,6 +217,10 @@ ASM_PFX(ArmReadMpidr):
|
||||
mrc p15, 0, r0, c0, c0, 5 @ read MPIDR
|
||||
bx lr
|
||||
|
||||
ASM_PFX(ArmReadMpidr):
|
||||
mrc p15, 0, r0, c0, c0, 0 @ Read Main ID Register
|
||||
bx lr
|
||||
|
||||
ASM_PFX(ArmEnableFiq):
|
||||
mrs R0,CPSR
|
||||
bic R0,R0,#0x40 @Enable FIQ interrupts
|
||||
|
Reference in New Issue
Block a user