ArmPlatformPkg/ArmRealViewEb: Add support for PL111 Lcd controller
- Add the LcdGraphicsOutputDxe driver to DSC and FDF file. - Implement LcdPlatformLib for the platform. git-svn-id: https://edk2.svn.sourceforge.net/svnroot/edk2/trunk/edk2@11787 6f19259b-4bc3-4df7-8a09-765794883524
This commit is contained in:
@ -21,79 +21,85 @@
|
||||
*******************************************/
|
||||
|
||||
// Can be NOR, DOC, DRAM, SRAM
|
||||
#define ARM_EB_REMAP_BASE 0x00000000
|
||||
#define ARM_EB_REMAP_SZ 0x04000000
|
||||
#define ARM_EB_REMAP_BASE 0x00000000
|
||||
#define ARM_EB_REMAP_SZ 0x04000000
|
||||
|
||||
// Motherboard Peripheral and On-chip peripheral
|
||||
#define ARM_EB_SMB_MB_ON_CHIP_PERIPH_BASE 0x10000000
|
||||
#define ARM_EB_SMB_MB_ON_CHIP_PERIPH_SZ 0x00100000
|
||||
#define ARM_EB_BOARD_PERIPH_BASE 0x10000000
|
||||
//#define ARM_EB_CHIP_PERIPH_BASE 0x10020000
|
||||
#define ARM_EB_SMB_MB_ON_CHIP_PERIPH_BASE 0x10000000
|
||||
#define ARM_EB_SMB_MB_ON_CHIP_PERIPH_SZ 0x00100000
|
||||
#define ARM_EB_BOARD_PERIPH_BASE 0x10000000
|
||||
//#define ARM_EB_CHIP_PERIPH_BASE 0x10020000
|
||||
|
||||
// SMC
|
||||
#define ARM_EB_SMC_BASE 0x40000000
|
||||
#define ARM_EB_SMC_SZ 0x20000000
|
||||
#define ARM_EB_SMC_BASE 0x40000000
|
||||
#define ARM_EB_SMC_SZ 0x20000000
|
||||
|
||||
// NOR Flash 1
|
||||
#define ARM_EB_SMB_NOR_BASE 0x40000000
|
||||
#define ARM_EB_SMB_NOR_SZ 0x04000000 /* 64 MB */
|
||||
#define ARM_EB_SMB_NOR_BASE 0x40000000
|
||||
#define ARM_EB_SMB_NOR_SZ 0x04000000 /* 64 MB */
|
||||
// DOC Flash
|
||||
#define ARM_EB_SMB_DOC_BASE 0x44000000
|
||||
#define ARM_EB_SMB_DOC_SZ 0x04000000 /* 64 MB */
|
||||
#define ARM_EB_SMB_DOC_BASE 0x44000000
|
||||
#define ARM_EB_SMB_DOC_SZ 0x04000000 /* 64 MB */
|
||||
// SRAM
|
||||
#define ARM_EB_SMB_SRAM_BASE 0x48000000
|
||||
#define ARM_EB_SMB_SRAM_SZ 0x02000000 /* 32 MB */
|
||||
#define ARM_EB_SMB_SRAM_BASE 0x48000000
|
||||
#define ARM_EB_SMB_SRAM_SZ 0x02000000 /* 32 MB */
|
||||
// USB, Ethernet, VRAM
|
||||
#define ARM_EB_SMB_PERIPH_BASE 0x4E000000
|
||||
//#define ARM_EB_SMB_PERIPH_VRAM 0x4C000000
|
||||
#define ARM_EB_SMB_PERIPH_SZ 0x02000000 /* 32 MB */
|
||||
#define ARM_EB_SMB_PERIPH_BASE 0x4E000000
|
||||
//#define ARM_EB_SMB_PERIPH_VRAM 0x4C000000
|
||||
#define ARM_EB_SMB_PERIPH_SZ 0x02000000 /* 32 MB */
|
||||
|
||||
// DRAM
|
||||
#define ARM_EB_DRAM_BASE 0x70000000
|
||||
#define ARM_EB_DRAM_SZ 0x10000000
|
||||
#define ARM_EB_DRAM_BASE 0x70000000
|
||||
#define ARM_EB_DRAM_SZ 0x10000000
|
||||
|
||||
// Logic Tile
|
||||
#define ARM_EB_LOGIC_TILE_BASE 0xC0000000
|
||||
#define ARM_EB_LOGIC_TILE_SZ 0x40000000
|
||||
#define ARM_EB_LOGIC_TILE_BASE 0xC0000000
|
||||
#define ARM_EB_LOGIC_TILE_SZ 0x40000000
|
||||
|
||||
/*******************************************
|
||||
// Motherboard peripherals
|
||||
*******************************************/
|
||||
|
||||
// Define MotherBoard SYS flags offsets (from ARM_EB_BOARD_PERIPH_BASE)
|
||||
#define ARM_EB_SYS_FLAGS_REG (ARM_EB_BOARD_PERIPH_BASE + 0x00030)
|
||||
#define ARM_EB_SYS_FLAGS_SET_REG (ARM_EB_BOARD_PERIPH_BASE + 0x00030)
|
||||
#define ARM_EB_SYS_FLAGS_CLR_REG (ARM_EB_BOARD_PERIPH_BASE + 0x00034)
|
||||
#define ARM_EB_SYS_FLAGS_NV_REG (ARM_EB_BOARD_PERIPH_BASE + 0x00038)
|
||||
#define ARM_EB_SYS_FLAGS_NV_SET_REG (ARM_EB_BOARD_PERIPH_BASE + 0x00038)
|
||||
#define ARM_EB_SYS_FLAGS_NV_CLR_REG (ARM_EB_BOARD_PERIPH_BASE + 0x0003C)
|
||||
#define ARM_EB_SYS_PROCID0_REG (ARM_EB_BOARD_PERIPH_BASE + 0x00084)
|
||||
#define ARM_EB_SYS_PROCID1_REG (ARM_EB_BOARD_PERIPH_BASE + 0x00088)
|
||||
#define ARM_EB_SYS_CFGDATA_REG (ARM_EB_BOARD_PERIPH_BASE + 0x000A0)
|
||||
#define ARM_EB_SYS_CFGCTRL_REG (ARM_EB_BOARD_PERIPH_BASE + 0x000A4)
|
||||
#define ARM_EB_SYS_CFGSTAT_REG (ARM_EB_BOARD_PERIPH_BASE + 0x000A8)
|
||||
#define ARM_EB_SYS_OSC4_REG (ARM_EB_BOARD_PERIPH_BASE + 0x0001C)
|
||||
#define ARM_EB_SYS_LOCK_REG (ARM_EB_BOARD_PERIPH_BASE + 0x00020)
|
||||
#define ARM_EB_SYS_100HZ_REG (ARM_EB_BOARD_PERIPH_BASE + 0x00024)
|
||||
#define ARM_EB_SYS_FLAGS_REG (ARM_EB_BOARD_PERIPH_BASE + 0x00030)
|
||||
#define ARM_EB_SYS_FLAGS_SET_REG (ARM_EB_BOARD_PERIPH_BASE + 0x00030)
|
||||
#define ARM_EB_SYS_FLAGS_CLR_REG (ARM_EB_BOARD_PERIPH_BASE + 0x00034)
|
||||
#define ARM_EB_SYS_FLAGS_NV_REG (ARM_EB_BOARD_PERIPH_BASE + 0x00038)
|
||||
#define ARM_EB_SYS_FLAGS_NV_SET_REG (ARM_EB_BOARD_PERIPH_BASE + 0x00038)
|
||||
#define ARM_EB_SYS_FLAGS_NV_CLR_REG (ARM_EB_BOARD_PERIPH_BASE + 0x0003C)
|
||||
#define ARM_EB_SYS_CLCD_REG (ARM_EB_BOARD_PERIPH_BASE + 0x00050)
|
||||
#define ARM_EB_SYS_PROCID0_REG (ARM_EB_BOARD_PERIPH_BASE + 0x00084)
|
||||
#define ARM_EB_SYS_PROCID1_REG (ARM_EB_BOARD_PERIPH_BASE + 0x00088)
|
||||
#define ARM_EB_SYS_CFGDATA_REG (ARM_EB_BOARD_PERIPH_BASE + 0x000A0)
|
||||
#define ARM_EB_SYS_CFGCTRL_REG (ARM_EB_BOARD_PERIPH_BASE + 0x000A4)
|
||||
#define ARM_EB_SYS_CFGSTAT_REG (ARM_EB_BOARD_PERIPH_BASE + 0x000A8)
|
||||
|
||||
// SP810 Controller
|
||||
#define SP810_CTRL_BASE (ARM_EB_BOARD_PERIPH_BASE + 0x01000)
|
||||
#define SP810_CTRL_BASE (ARM_EB_BOARD_PERIPH_BASE + 0x01000)
|
||||
|
||||
// SYSTRCL Register
|
||||
#define ARM_EB_SYSCTRL 0x10001000
|
||||
#define ARM_EB_SYSCTRL 0x10001000
|
||||
|
||||
// Uart0
|
||||
#define PL011_CONSOLE_UART_BASE (ARM_EB_BOARD_PERIPH_BASE + 0x09000)
|
||||
#define PL011_CONSOLE_UART_SPEED 115200
|
||||
#define PL011_CONSOLE_UART_BASE (ARM_EB_BOARD_PERIPH_BASE + 0x09000)
|
||||
|
||||
// SP804 Timer Bases
|
||||
#define SP804_TIMER0_BASE (ARM_EB_BOARD_PERIPH_BASE + 0x11000)
|
||||
#define SP804_TIMER1_BASE (ARM_EB_BOARD_PERIPH_BASE + 0x11020)
|
||||
#define SP804_TIMER2_BASE (ARM_EB_BOARD_PERIPH_BASE + 0x12000)
|
||||
#define SP804_TIMER3_BASE (ARM_EB_BOARD_PERIPH_BASE + 0x12020)
|
||||
#define SP804_TIMER0_BASE (ARM_EB_BOARD_PERIPH_BASE + 0x11000)
|
||||
#define SP804_TIMER1_BASE (ARM_EB_BOARD_PERIPH_BASE + 0x11020)
|
||||
#define SP804_TIMER2_BASE (ARM_EB_BOARD_PERIPH_BASE + 0x12000)
|
||||
#define SP804_TIMER3_BASE (ARM_EB_BOARD_PERIPH_BASE + 0x12020)
|
||||
|
||||
// Dynamic Memory Controller Base
|
||||
#define ARM_EB_DMC_BASE 0x10018000
|
||||
|
||||
// Static Memory Controller Base
|
||||
#define ARM_EB_SMC_CTRL_BASE 0x10080000
|
||||
#define PL111_CLCD_BASE 0x10020000
|
||||
//Note: Moving the framebuffer into the 0x70000000-0x80000000 region does not seem to work
|
||||
#define PL111_CLCD_VRAM_BASE 0x00100000
|
||||
|
||||
/*// System Configuration Controller register Base addresses
|
||||
//#define ARM_EB_SYS_CFG_CTRL_BASE 0x100E2000
|
||||
|
Reference in New Issue
Block a user