sravan/system76-edk2
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

MdePkg/Nvme: Add NVME shutdown notification related macros

Browse Source 
Contributed-under: TianoCore Contribution Agreement 1.0
Signed-off-by: Ruiyu Ni <ruiyu.ni@intel.com>
Reviewed-by: Hao A Wu <hao.a.wu@intel.com>
This commit is contained in:
Ruiyu Ni 2017-07-27 15:43:58 +08:00
parent 2913ebb2b5
commit a607eb97ef
1 changed files with 5 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
MdePkg/Include/IndustryStandard/Nvme.h
View File

@ -2,6 +2,7 @@
Definitions based on NVMe spec. version 1.1. Definitions based on NVMe spec. version 1.1.
(C) Copyright 2016 Hewlett Packard Enterprise Development LP<BR> (C) Copyright 2016 Hewlett Packard Enterprise Development LP<BR>
Copyright (c) 2017, Intel Corporation. All rights reserved.<BR>
This program and the accompanying materials This program and the accompanying materials
are licensed and made available under the terms and conditions of the BSD License are licensed and made available under the terms and conditions of the BSD License
which accompanies this distribution. The full text of the license may be found at which accompanies this distribution. The full text of the license may be found at
@ -86,6 +87,8 @@ typedef struct {
UINT8 Iocqes:4; // I/O Completion Queue Entry Size UINT8 Iocqes:4; // I/O Completion Queue Entry Size
UINT8 Rsvd2; UINT8 Rsvd2;
} NVME_CC; } NVME_CC;
#define NVME_CC_SHN_NORMAL_SHUTDOWN 1
#define NVME_CC_SHN_ABRUPT_SHUTDOWN 2
// //
// 3.1.6 Offset 1Ch: CSTS - Controller Status // 3.1.6 Offset 1Ch: CSTS - Controller Status
@ -97,7 +100,8 @@ typedef struct {
UINT32 Nssro:1; // NVM Subsystem Reset Occurred UINT32 Nssro:1; // NVM Subsystem Reset Occurred
UINT32 Rsvd1:27; UINT32 Rsvd1:27;
} NVME_CSTS; } NVME_CSTS;
#define NVME_CSTS_SHST_SHUTDOWN_OCCURRING 1
#define NVME_CSTS_SHST_SHUTDOWN_COMPLETED 2
// //
// 3.1.8 Offset 24h: AQA - Admin Queue Attributes // 3.1.8 Offset 24h: AQA - Admin Queue Attributes
// //