sravan/system76-edk2
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

QuarkPlatformPkg: Add new package for Galileo boards

Browse Source 
Changes for V4
==============
1) Move delete of QuarkSocPkg\QuarkNorthCluster\Binary\QuarkMicrocode
   from QuarkPlatformPkg commit to QuarkSocPkg commit
2) Fix incorrect license header in PlatformSecLibModStrs.uni

Changes for V3
==============
1) Set PcdResetOnMemoryTypeInformationChange FALSE in QuarkMin.dsc
   This is required because QuarkMin.dsc uses the emulated variable
   driver that does not preserve any non-volatile UEFI variables
   across reset.  If the condition is met where the memory type
   information variable needs to be updated, then the system will reset
   every time the UEFI Shell is run.  By setting this PCD to FALSE,
   then reset action is disabled.
2) Move one binary file to QuarkSocBinPkg
3) Change RMU.bin FILE statements to INF statement in DSC FD region
   to be compatible with PACKAGES_PATH search for QuarkSocBinPkg

Changes for V2
==============
1) Use new generic PCI serial driver PciSioSerialDxe in MdeModulePkg
2) Configure PcdPciSerialParameters for PCI serial driver for Quark
3) Use new MtrrLib API to reduce time to set MTRRs for all DRAM
4) Convert all UNI files to utf-8
5) Replace tabs with spaces and remove trailing spaces
6) Add License.txt

Contributed-under: TianoCore Contribution Agreement 1.0
Signed-off-by: Michael Kinney <michael.d.kinney@intel.com>
Acked-by: Jordan Justen <jordan.l.justen@intel.com>

git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@19287 6f19259b-4bc3-4df7-8a09-765794883524
This commit is contained in:
Michael Kinney
2015-12-15 19:23:57 +00:00
committed by mdkinney
parent 9b6bbcdbfd
commit b303605e1b
190 changed files with 39436 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

108
QuarkPlatformPkg/Acpi/AcpiTables/Fadt/Fadt.h Normal file
View File

@@ -0,0 +1,108 @@
/** @file
This file describes the contents of the ACPI Fixed ACPI Description Table (FADT)
. Some additional ACPI values are defined in Acpi10.h, Acpi20.h, and Acpi30.h
All changes to the FADT contents should be done in this file.
Copyright (c) 2013-2015 Intel Corporation.
This program and the accompanying materials
are licensed and made available under the terms and conditions of the BSD License
which accompanies this distribution. The full text of the license may be found at
http://opensource.org/licenses/bsd-license.php
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
**/
#ifndef _FADT_H_
#define _FADT_H_
//
// Statements that include other files
//
#include <IndustryStandard/Acpi.h>
//
// ACPI table information used to initialize tables.
//
#define EFI_ACPI_OEM_ID 'I','N','T','E','L',' ' // OEMID 6 bytes long
#define EFI_ACPI_OEM_TABLE_ID SIGNATURE_64('T','I','A','N','O',' ',' ',' ') // OEM table id 8 bytes long
#define EFI_ACPI_OEM_REVISION 0x00000004
#define EFI_ACPI_CREATOR_ID SIGNATURE_32('I','N','T','L')
#define EFI_ACPI_CREATOR_REVISION 0x0100000D
//
// FADT Definitions
//
#define PM_PROFILE 0x01
#define INT_MODEL 0x01
#define SCI_INT_VECTOR 0x0009
#define ACPI_ENABLE 0x0a0
#define ACPI_DISABLE 0x0a1
#define S4BIOS_REQ 0x00
#define PM1_EVT_LEN 0x04
#define PM1_CNT_LEN 0x02
#define PM2_CNT_LEN 0x00
#define PM_TM_LEN 0x04
#define GPE0_BLK_LEN 0x08
#define GPE1_BLK_LEN 0x00
#define GPE1_BASE 0x00
#define RESERVED 0x00
#define P_LVL2_LAT 0x0065
#define P_LVL3_LAT 0x03e9
#define FLUSH_SIZE 0x0400
#define FLUSH_STRIDE 0x0010
#define DUTY_OFFSET 0x01
#define DUTY_WIDTH 0x03
#define DAY_ALRM 0x00
#define MON_ALRM 0x00
#define CENTURY 0x00
#define IAPC_BOOT_ARCH EFI_ACPI_2_0_LEGACY_DEVICES
#define FLAG (EFI_ACPI_1_0_WBINVD | EFI_ACPI_1_0_PROC_C1 | EFI_ACPI_1_0_SLP_BUTTON | EFI_ACPI_1_0_RTC_S4)
#define FLAG2 (EFI_ACPI_2_0_WBINVD | EFI_ACPI_2_0_PROC_C1 | EFI_ACPI_2_0_PWR_BUTTON | EFI_ACPI_2_0_SLP_BUTTON | EFI_ACPI_2_0_RTC_S4 | EFI_ACPI_2_0_RESET_REG_SUP | EFI_ACPI_3_0_USE_PLATFORM_CLOCK)
#define RESET_REG_ADDRESS_SPACE_ID EFI_ACPI_2_0_SYSTEM_IO
#define RESET_REG_BIT_WIDTH 0x08
#define RESET_REG_BIT_OFFSET 0x00
#define RESET_REG_ADDRESS 0x0000000000000CF9
#define RESET_VALUE 0x02
#define ACPI_RUNTIME_UPDATE 0x00
#define PM1a_EVT_BLK_ADDRESS_SPACE_ID EFI_ACPI_2_0_SYSTEM_IO
#define PM1a_EVT_BLK_BIT_WIDTH 0x20
#define PM1a_EVT_BLK_BIT_OFFSET 0x00
#define PM1b_EVT_BLK_ADDRESS_SPACE_ID EFI_ACPI_2_0_SYSTEM_IO
#define PM1b_EVT_BLK_BIT_WIDTH 0x00
#define PM1b_EVT_BLK_BIT_OFFSET 0x00
#define PM1b_EVT_BLK_ADDRESS 0x0000000000000000
#define PM1a_CNT_BLK_ADDRESS_SPACE_ID EFI_ACPI_2_0_SYSTEM_IO
#define PM1a_CNT_BLK_BIT_WIDTH 0x10
#define PM1a_CNT_BLK_BIT_OFFSET 0x00
#define PM1b_CNT_BLK_ADDRESS_SPACE_ID EFI_ACPI_2_0_SYSTEM_IO
#define PM1b_CNT_BLK_BIT_WIDTH 0x00
#define PM1b_CNT_BLK_BIT_OFFSET 0x00
#define PM1b_CNT_BLK_ADDRESS 0x0000000000000000
#define PM2_CNT_BLK_ADDRESS_SPACE_ID EFI_ACPI_2_0_SYSTEM_IO
#define PM2_CNT_BLK_BIT_WIDTH 0x00
#define PM2_CNT_BLK_BIT_OFFSET 0x00
#define PM2_CNT_BLK_ADDRESS 0x0000000000000000
#define PM_TMR_BLK_ADDRESS_SPACE_ID EFI_ACPI_2_0_SYSTEM_IO
#define PM_TMR_BLK_BIT_WIDTH 0x20
#define PM_TMR_BLK_BIT_OFFSET 0x00
#define GPE0_BLK_ADDRESS_SPACE_ID EFI_ACPI_2_0_SYSTEM_IO
#define GPE0_BLK_BIT_WIDTH 0x40
#define GPE0_BLK_BIT_OFFSET 0x00
#define GPE1_BLK_ADDRESS_SPACE_ID EFI_ACPI_2_0_SYSTEM_IO
#define GPE1_BLK_BIT_WIDTH 0x00
#define GPE1_BLK_BIT_OFFSET 0x00
#define GPE1_BLK_ADDRESS 0x0000000000000000
#endif

82
QuarkPlatformPkg/Acpi/AcpiTables/Fadt/Fadt1.0.aslc Normal file
View File

@@ -0,0 +1,82 @@
/** @file
This file describes the contents of the ACPI Fixed ACPI Description Table
(FADT). Some additional ACPI values are defined in Acpi1_0.h and Acpi2_0.h.
All changes to the FADT contents should be done in this file.
Copyright (c) 2013-2015 Intel Corporation.
This program and the accompanying materials
are licensed and made available under the terms and conditions of the BSD License
which accompanies this distribution. The full text of the license may be found at
http://opensource.org/licenses/bsd-license.php
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
**/
#include "Fadt.h"
EFI_ACPI_1_0_FIXED_ACPI_DESCRIPTION_TABLE FADT = {
EFI_ACPI_1_0_FIXED_ACPI_DESCRIPTION_TABLE_SIGNATURE,
sizeof (EFI_ACPI_1_0_FIXED_ACPI_DESCRIPTION_TABLE),
EFI_ACPI_1_0_FIXED_ACPI_DESCRIPTION_TABLE_REVISION,
0, // to make sum of entire table == 0
EFI_ACPI_OEM_ID, // OEMID is a 6 bytes long field
EFI_ACPI_OEM_TABLE_ID, // OEM table identification(8 bytes long)
EFI_ACPI_OEM_REVISION, // OEM revision number
EFI_ACPI_CREATOR_ID, // ASL compiler vendor ID
EFI_ACPI_CREATOR_REVISION, // ASL compiler revision number
0, // Physical addesss of FACS
0, // Physical address of DSDT
INT_MODEL, // System Interrupt Model
RESERVED, // reserved
SCI_INT_VECTOR, // System vector of SCI interrupt
SMI_CMD_IO_PORT, // Port address of SMI command port
ACPI_ENABLE, // value to write to port smi_cmd to enable ACPI
ACPI_DISABLE, // value to write to port smi_cmd to disable ACPI
S4BIOS_REQ, // Value to write to SMI CMD port to enter the S4BIOS state
RESERVED, // reserved - must be zero
PM1a_EVT_BLK_ADDRESS, // Port address of Power Mgt 1a Event Reg Blk
PM1b_EVT_BLK_ADDRESS, // Port address of Power Mgt 1b Event Reg Blk
PM1a_CNT_BLK_ADDRESS, // Port address of Power Mgt 1a Ctrl Reg Blk
PM1b_CNT_BLK_ADDRESS, // Port address of Power Mgt 1b Ctrl Reg Blk
PM2_CNT_BLK_ADDRESS, // Port address of Power Mgt 2 Ctrl Reg Blk
PM_TMR_BLK_ADDRESS, // Port address of Power Mgt Timer Ctrl Reg Blk
GPE0_BLK_ADDRESS, // Port addr of General Purpose Event 0 Reg Blk
GPE1_BLK_ADDRESS, // Port addr of General Purpose Event 1 Reg Blk
PM1_EVT_LEN, // Byte Length of ports at pm1X_evt_blk
PM1_CNT_LEN, // Byte Length of ports at pm1X_cnt_blk
PM2_CNT_LEN, // Byte Length of ports at pm2_cnt_blk
PM_TM_LEN, // Byte Length of ports at pm_tm_blk
GPE0_BLK_LEN, // Byte Length of ports at gpe0_blk
GPE1_BLK_LEN, // Byte Length of ports at gpe1_blk
GPE1_BASE, // offset in gpe model where gpe1 events start
RESERVED, // reserved
P_LVL2_LAT, // worst case HW latency to enter/exit C2 state
P_LVL3_LAT, // worst case HW latency to enter/exit C3 state
FLUSH_SIZE, // Size of area read to flush caches
FLUSH_STRIDE, // Stride used in flushing caches
DUTY_OFFSET, // bit location of duty cycle field in p_cnt reg
DUTY_WIDTH, // bit width of duty cycle field in p_cnt reg
DAY_ALRM, // index to day-of-month alarm in RTC CMOS RAM
MON_ALRM, // index to month-of-year alarm in RTC CMOS RAM
CENTURY, // index to century in RTC CMOS RAM
RESERVED, // reserved
RESERVED, // reserved
RESERVED, // reserved
FLAG
};
VOID*
ReferenceAcpiTable (
VOID
)
{
//
// Reference the table being generated to prevent the optimizer from removing the
// data structure from the exeutable
//
return (VOID*)&FADT;
}

163
QuarkPlatformPkg/Acpi/AcpiTables/Fadt/Fadt2.0.aslc Normal file
View File

@@ -0,0 +1,163 @@
/** @file
This file describes the contents of the ACPI Fixed ACPI Description Table
(FADT). Some additional ACPI values are defined in Acpi1_0.h and Acpi2_0.h.
All changes to the FADT contents should be done in this file.
Copyright (c) 2013-2015 Intel Corporation.
This program and the accompanying materials
are licensed and made available under the terms and conditions of the BSD License
which accompanies this distribution. The full text of the license may be found at
http://opensource.org/licenses/bsd-license.php
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
**/
#include "Fadt.h"
EFI_ACPI_2_0_FIXED_ACPI_DESCRIPTION_TABLE FADT = {
{
EFI_ACPI_2_0_FIXED_ACPI_DESCRIPTION_TABLE_SIGNATURE,
sizeof (EFI_ACPI_2_0_FIXED_ACPI_DESCRIPTION_TABLE),
EFI_ACPI_2_0_FIXED_ACPI_DESCRIPTION_TABLE_REVISION,
0, // to make sum of entire table == 0
{EFI_ACPI_OEM_ID}, // OEMID is a 6 bytes long field
EFI_ACPI_OEM_TABLE_ID,// OEM table identification(8 bytes long)
EFI_ACPI_OEM_REVISION,// OEM revision number
EFI_ACPI_CREATOR_ID, // ASL compiler vendor ID
EFI_ACPI_CREATOR_REVISION // ASL compiler revision number
},
0, // Physical addesss of FACS
0, // Physical address of DSDT
RESERVED, // reserved
PM_PROFILE, // Preferred powermanagement profile
SCI_INT_VECTOR, // System vector of SCI interrupt
ACPI_RUNTIME_UPDATE, // Port address of SMI command port
ACPI_ENABLE, // value to write to port smi_cmd to enable ACPI
ACPI_DISABLE, // value to write to port smi_cmd to disable ACPI
S4BIOS_REQ, // Value to write to SMI CMD port to enter the S4BIOS state
RESERVED, // reserved - must be zero
ACPI_RUNTIME_UPDATE, // Port address of Power Mgt 1a Event Reg Blk
PM1b_EVT_BLK_ADDRESS, // Port address of Power Mgt 1b Event Reg Blk
ACPI_RUNTIME_UPDATE, // Port address of Power Mgt 1a Ctrl Reg Blk
PM1b_CNT_BLK_ADDRESS, // Port address of Power Mgt 1b Ctrl Reg Blk
ACPI_RUNTIME_UPDATE, // Port address of Power Mgt 2 Ctrl Reg Blk
ACPI_RUNTIME_UPDATE, // Port address of Power Mgt Timer Ctrl Reg Blk
ACPI_RUNTIME_UPDATE, // Port addr of General Purpose Event 0 Reg Blk
GPE1_BLK_ADDRESS, // Port addr of General Purpose Event 1 Reg Blk
PM1_EVT_LEN, // Byte Length of ports at pm1X_evt_blk
PM1_CNT_LEN, // Byte Length of ports at pm1X_cnt_blk
PM2_CNT_LEN, // Byte Length of ports at pm2_cnt_blk
PM_TM_LEN, // Byte Length of ports at pm_tm_blk
GPE0_BLK_LEN, // Byte Length of ports at gpe0_blk
GPE1_BLK_LEN, // Byte Length of ports at gpe1_blk
GPE1_BASE, // offset in gpe model where gpe1 events start
RESERVED, // reserved
P_LVL2_LAT, // worst case HW latency to enter/exit C2 state
P_LVL3_LAT, // worst case HW latency to enter/exit C3 state
FLUSH_SIZE, // Size of area read to flush caches
FLUSH_STRIDE, // Stride used in flushing caches
DUTY_OFFSET, // bit location of duty cycle field in p_cnt reg
DUTY_WIDTH, // bit width of duty cycle field in p_cnt reg
DAY_ALRM, // index to day-of-month alarm in RTC CMOS RAM
MON_ALRM, // index to month-of-year alarm in RTC CMOS RAM
CENTURY, // index to century in RTC CMOS RAM
IAPC_BOOT_ARCH, // IA-PC Boot Architecture Flags
RESERVED, // reserved
FLAG2, // Fixed feature flags
{
RESET_REG_ADDRESS_SPACE_ID, // Address of the reset register
RESET_REG_BIT_WIDTH,
RESET_REG_BIT_OFFSET,
RESERVED,
RESET_REG_ADDRESS
},
RESET_VALUE, // Value to write to the RESET_REG port
{
RESERVED,
RESERVED,
RESERVED
},
0, // 64Bit physical addesss of FACS
0, // 64Bit physical address of DSDT
{
PM1a_EVT_BLK_ADDRESS_SPACE_ID, // Extended Port address of Power Mgt 1a Event Reg Blk
PM1a_EVT_BLK_BIT_WIDTH,
PM1a_EVT_BLK_BIT_OFFSET,
RESERVED,
ACPI_RUNTIME_UPDATE
},
{
PM1b_EVT_BLK_ADDRESS_SPACE_ID, // Extended Port address of Power Mgt 1b Event Reg Blk
PM1b_EVT_BLK_BIT_WIDTH,
PM1b_EVT_BLK_BIT_OFFSET,
RESERVED,
PM1b_EVT_BLK_ADDRESS
},
{
PM1a_CNT_BLK_ADDRESS_SPACE_ID, // Extended Port address of Power Mgt 1a Ctrl Reg Blk
PM1a_CNT_BLK_BIT_WIDTH,
PM1a_CNT_BLK_BIT_OFFSET,
RESERVED,
ACPI_RUNTIME_UPDATE
},
{
PM1b_CNT_BLK_ADDRESS_SPACE_ID, // Extended Port address of Power Mgt 1b Ctrl Reg Blk
PM1b_CNT_BLK_BIT_WIDTH,
PM1b_CNT_BLK_BIT_OFFSET,
RESERVED,
PM1b_CNT_BLK_ADDRESS
},
{
PM2_CNT_BLK_ADDRESS_SPACE_ID, // Extended Port address of Power Mgt 2 Ctrl Reg Blk
PM2_CNT_BLK_BIT_WIDTH,
PM2_CNT_BLK_BIT_OFFSET,
RESERVED,
ACPI_RUNTIME_UPDATE
},
{
PM_TMR_BLK_ADDRESS_SPACE_ID, // Extended Port address of Power Mgt Timer Ctrl Reg Blk
PM_TMR_BLK_BIT_WIDTH,
PM_TMR_BLK_BIT_OFFSET,
RESERVED,
ACPI_RUNTIME_UPDATE
},
{
GPE0_BLK_ADDRESS_SPACE_ID, // Extended Port address of General Purpose Event 0 Reg Blk
GPE0_BLK_BIT_WIDTH,
GPE0_BLK_BIT_OFFSET,
RESERVED,
ACPI_RUNTIME_UPDATE
},
{
GPE1_BLK_ADDRESS_SPACE_ID, // Extended Port address of General Purpose Event 1 Reg Blk
GPE1_BLK_BIT_WIDTH,
GPE1_BLK_BIT_OFFSET,
RESERVED,
GPE1_BLK_ADDRESS
}
};
VOID*
ReferenceAcpiTable (
VOID
)
{
//
// Reference the table being generated to prevent the optimizer from removing the
// data structure from the exeutable
//
return (VOID*)&FADT;
}