ArmPkg BeagleBoardPkg Omap35xxPkg: fix typo 'ArmDataSyncronizationBarrier'
Replace all instances of ArmDataSyncronizationBarrier with ArmDataSynchronizationBarrier. Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Ard Biesheuvel <ard.biesheuvel@linaro.org> Acked-by: Mark Rutland <mark.rutland@arm.com> Reviewed-by: Leif Lindholm <leif.lindholm@linaro.org> git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@18751 6f19259b-4bc3-4df7-8a09-765794883524
This commit is contained in:
parent
417165735e
commit
cf93a37859
@ -483,7 +483,7 @@ ArmDataMemoryBarrier (
|
|||||||
|
|
||||||
VOID
|
VOID
|
||||||
EFIAPI
|
EFIAPI
|
||||||
ArmDataSyncronizationBarrier (
|
ArmDataSynchronizationBarrier (
|
||||||
VOID
|
VOID
|
||||||
);
|
);
|
||||||
|
|
||||||
|
@ -42,7 +42,7 @@ GCC_ASM_EXPORT (ArmDisableBranchPrediction)
|
|||||||
GCC_ASM_EXPORT (AArch64AllDataCachesOperation)
|
GCC_ASM_EXPORT (AArch64AllDataCachesOperation)
|
||||||
GCC_ASM_EXPORT (AArch64PerformPoUDataCacheOperation)
|
GCC_ASM_EXPORT (AArch64PerformPoUDataCacheOperation)
|
||||||
GCC_ASM_EXPORT (ArmDataMemoryBarrier)
|
GCC_ASM_EXPORT (ArmDataMemoryBarrier)
|
||||||
GCC_ASM_EXPORT (ArmDataSyncronizationBarrier)
|
GCC_ASM_EXPORT (ArmDataSynchronizationBarrier)
|
||||||
GCC_ASM_EXPORT (ArmInstructionSynchronizationBarrier)
|
GCC_ASM_EXPORT (ArmInstructionSynchronizationBarrier)
|
||||||
GCC_ASM_EXPORT (ArmWriteVBar)
|
GCC_ASM_EXPORT (ArmWriteVBar)
|
||||||
GCC_ASM_EXPORT (ArmReadVBar)
|
GCC_ASM_EXPORT (ArmReadVBar)
|
||||||
@ -389,7 +389,7 @@ ASM_PFX(ArmDataMemoryBarrier):
|
|||||||
ret
|
ret
|
||||||
|
|
||||||
|
|
||||||
ASM_PFX(ArmDataSyncronizationBarrier):
|
ASM_PFX(ArmDataSynchronizationBarrier):
|
||||||
ASM_PFX(ArmDrainWriteBuffer):
|
ASM_PFX(ArmDrainWriteBuffer):
|
||||||
dsb sy
|
dsb sy
|
||||||
ret
|
ret
|
||||||
|
@ -40,7 +40,7 @@ GCC_ASM_EXPORT (ArmSetHighVectors)
|
|||||||
GCC_ASM_EXPORT (ArmV7AllDataCachesOperation)
|
GCC_ASM_EXPORT (ArmV7AllDataCachesOperation)
|
||||||
GCC_ASM_EXPORT (ArmV7PerformPoUDataCacheOperation)
|
GCC_ASM_EXPORT (ArmV7PerformPoUDataCacheOperation)
|
||||||
GCC_ASM_EXPORT (ArmDataMemoryBarrier)
|
GCC_ASM_EXPORT (ArmDataMemoryBarrier)
|
||||||
GCC_ASM_EXPORT (ArmDataSyncronizationBarrier)
|
GCC_ASM_EXPORT (ArmDataSynchronizationBarrier)
|
||||||
GCC_ASM_EXPORT (ArmInstructionSynchronizationBarrier)
|
GCC_ASM_EXPORT (ArmInstructionSynchronizationBarrier)
|
||||||
GCC_ASM_EXPORT (ArmReadVBar)
|
GCC_ASM_EXPORT (ArmReadVBar)
|
||||||
GCC_ASM_EXPORT (ArmWriteVBar)
|
GCC_ASM_EXPORT (ArmWriteVBar)
|
||||||
@ -321,7 +321,7 @@ ASM_PFX(ArmDataMemoryBarrier):
|
|||||||
dmb
|
dmb
|
||||||
bx LR
|
bx LR
|
||||||
|
|
||||||
ASM_PFX(ArmDataSyncronizationBarrier):
|
ASM_PFX(ArmDataSynchronizationBarrier):
|
||||||
ASM_PFX(ArmDrainWriteBuffer):
|
ASM_PFX(ArmDrainWriteBuffer):
|
||||||
dsb
|
dsb
|
||||||
bx LR
|
bx LR
|
||||||
|
@ -37,7 +37,7 @@
|
|||||||
EXPORT ArmV7AllDataCachesOperation
|
EXPORT ArmV7AllDataCachesOperation
|
||||||
EXPORT ArmV7PerformPoUDataCacheOperation
|
EXPORT ArmV7PerformPoUDataCacheOperation
|
||||||
EXPORT ArmDataMemoryBarrier
|
EXPORT ArmDataMemoryBarrier
|
||||||
EXPORT ArmDataSyncronizationBarrier
|
EXPORT ArmDataSynchronizationBarrier
|
||||||
EXPORT ArmInstructionSynchronizationBarrier
|
EXPORT ArmInstructionSynchronizationBarrier
|
||||||
EXPORT ArmReadVBar
|
EXPORT ArmReadVBar
|
||||||
EXPORT ArmWriteVBar
|
EXPORT ArmWriteVBar
|
||||||
@ -315,7 +315,7 @@ ArmDataMemoryBarrier
|
|||||||
dmb
|
dmb
|
||||||
bx LR
|
bx LR
|
||||||
|
|
||||||
ArmDataSyncronizationBarrier
|
ArmDataSynchronizationBarrier
|
||||||
ArmDrainWriteBuffer
|
ArmDrainWriteBuffer
|
||||||
dsb
|
dsb
|
||||||
bx LR
|
bx LR
|
||||||
|
@ -92,11 +92,11 @@ ArmPlatformInitialize (
|
|||||||
|
|
||||||
// Turn off the functional clock for Timer 3
|
// Turn off the functional clock for Timer 3
|
||||||
MmioAnd32 (CM_FCLKEN_PER, 0xFFFFFFFF ^ CM_ICLKEN_PER_EN_GPT3_ENABLE );
|
MmioAnd32 (CM_FCLKEN_PER, 0xFFFFFFFF ^ CM_ICLKEN_PER_EN_GPT3_ENABLE );
|
||||||
ArmDataSyncronizationBarrier ();
|
ArmDataSynchronizationBarrier ();
|
||||||
|
|
||||||
// Clear IRQs
|
// Clear IRQs
|
||||||
MmioWrite32 (INTCPS_CONTROL, INTCPS_CONTROL_NEWIRQAGR);
|
MmioWrite32 (INTCPS_CONTROL, INTCPS_CONTROL_NEWIRQAGR);
|
||||||
ArmDataSyncronizationBarrier ();
|
ArmDataSynchronizationBarrier ();
|
||||||
|
|
||||||
return RETURN_SUCCESS;
|
return RETURN_SUCCESS;
|
||||||
}
|
}
|
||||||
|
@ -237,7 +237,7 @@ EndOfInterrupt (
|
|||||||
)
|
)
|
||||||
{
|
{
|
||||||
MmioWrite32 (INTCPS_CONTROL, INTCPS_CONTROL_NEWIRQAGR);
|
MmioWrite32 (INTCPS_CONTROL, INTCPS_CONTROL_NEWIRQAGR);
|
||||||
ArmDataSyncronizationBarrier ();
|
ArmDataSynchronizationBarrier ();
|
||||||
return EFI_SUCCESS;
|
return EFI_SUCCESS;
|
||||||
}
|
}
|
||||||
|
|
||||||
@ -267,7 +267,7 @@ IrqInterruptHandler (
|
|||||||
|
|
||||||
// Needed to prevent infinite nesting when Time Driver lowers TPL
|
// Needed to prevent infinite nesting when Time Driver lowers TPL
|
||||||
MmioWrite32 (INTCPS_CONTROL, INTCPS_CONTROL_NEWIRQAGR);
|
MmioWrite32 (INTCPS_CONTROL, INTCPS_CONTROL_NEWIRQAGR);
|
||||||
ArmDataSyncronizationBarrier ();
|
ArmDataSynchronizationBarrier ();
|
||||||
|
|
||||||
InterruptHandler = gRegisteredInterruptHandlers[Vector];
|
InterruptHandler = gRegisteredInterruptHandlers[Vector];
|
||||||
if (InterruptHandler != NULL) {
|
if (InterruptHandler != NULL) {
|
||||||
@ -277,7 +277,7 @@ IrqInterruptHandler (
|
|||||||
|
|
||||||
// Needed to clear after running the handler
|
// Needed to clear after running the handler
|
||||||
MmioWrite32 (INTCPS_CONTROL, INTCPS_CONTROL_NEWIRQAGR);
|
MmioWrite32 (INTCPS_CONTROL, INTCPS_CONTROL_NEWIRQAGR);
|
||||||
ArmDataSyncronizationBarrier ();
|
ArmDataSynchronizationBarrier ();
|
||||||
}
|
}
|
||||||
|
|
||||||
//
|
//
|
||||||
|
@ -159,7 +159,7 @@ DebugAgentTimerEndOfInterrupt (
|
|||||||
while ((MmioRead32 (gTISR) & TISR_ALL_INTERRUPT_MASK) != TISR_NO_INTERRUPTS_PENDING);
|
while ((MmioRead32 (gTISR) & TISR_ALL_INTERRUPT_MASK) != TISR_NO_INTERRUPTS_PENDING);
|
||||||
|
|
||||||
MmioWrite32 (INTCPS_CONTROL, INTCPS_CONTROL_NEWFIQAGR);
|
MmioWrite32 (INTCPS_CONTROL, INTCPS_CONTROL_NEWFIQAGR);
|
||||||
ArmDataSyncronizationBarrier ();
|
ArmDataSynchronizationBarrier ();
|
||||||
|
|
||||||
}
|
}
|
||||||
|
|
||||||
|
Loading…
x
Reference in New Issue
Block a user