ARM: Remove NSACR from the common code
NSACR (Non-Secure Access Control Register) is AArch32 specific. Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Olivier Martin <olivier.martin@arm.com> git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@14522 6f19259b-4bc3-4df7-8a09-765794883524
This commit is contained in:
committed by
oliviermartin
parent
3cc033c51f
commit
d6dc67ba1b
@@ -32,7 +32,7 @@ GCC_ASM_EXPORT (ArmWriteAuxCr)
|
||||
GCC_ASM_EXPORT (ArmReadAuxCr)
|
||||
GCC_ASM_EXPORT (ArmInvalidateTlb)
|
||||
GCC_ASM_EXPORT (ArmUpdateTranslationTableEntry)
|
||||
GCC_ASM_EXPORT (ArmWriteNsacr)
|
||||
GCC_ASM_EXPORT (ArmWriteCptr)
|
||||
GCC_ASM_EXPORT (ArmWriteScr)
|
||||
GCC_ASM_EXPORT (ArmWriteMVBar)
|
||||
GCC_ASM_EXPORT (ArmCallWFE)
|
||||
@@ -176,9 +176,9 @@ ASM_PFX(ArmInvalidateTlb):
|
||||
isb
|
||||
ret
|
||||
|
||||
ASM_PFX(ArmWriteNsacr):
|
||||
ASM_PFX(ArmWriteCptr):
|
||||
msr cptr_el3, x0 // EL3 Coprocessor Trap Reg (CPTR)
|
||||
ret // Non-Secure Access Control Reg (NSACR) in ARMv7
|
||||
ret
|
||||
|
||||
ASM_PFX(ArmWriteScr):
|
||||
msr scr_el3, x0 // Secure configuration register EL3
|
||||
|
Reference in New Issue
Block a user