For the data region which will be touched by Pci Bus Master, we should allocate memory by PciIo.AllocateBuffer() but not AllocatePool() base library API. So the memory region can be used to map into Pci controller-specific address thru PciIo.Map().
git-svn-id: https://edk2.svn.sourceforge.net/svnroot/edk2/trunk/edk2@9323 6f19259b-4bc3-4df7-8a09-765794883524
This commit is contained in:
@@ -798,7 +798,7 @@ UhciFreeAsyncReq (
|
||||
}
|
||||
|
||||
if (AsyncReq->Data != NULL) {
|
||||
gBS->FreePool (AsyncReq->Data);
|
||||
UsbHcFreeMem (Uhc->MemPool, AsyncReq->Data, AsyncReq->DataLen);
|
||||
}
|
||||
|
||||
gBS->FreePool (AsyncReq);
|
||||
|
Reference in New Issue
Block a user