BaseTools: Enable RISC-V architecture for RISC-V EDK2 CI.
BZ:2562: https://bugzilla.tianocore.org/show_bug.cgi?id=2562 EDK CI for RISC-V architecture Enable RISC-V architecture for RISC-V EDK2 CI testing. Signed-off-by: Abner Chang <abner.chang@hpe.com> Reviewed-by: Sean Brogan <sean.brogan@microsoft.com> Cc: Bret Barkelew <Bret.Barkelew@microsoft.com> Cc: Sean Brogan <sean.brogan@microsoft.com> Cc: Bob Feng <bob.c.feng@intel.com> Cc: Leif Lindholm <leif@nuviainc.com> Cc: Michael D Kinney <michael.d.kinney@intel.com> Cc: Liming Gao <liming.gao@intel.com> Cc: Gilbert Chen <gilbert.chen@hpe.com> Cc: Daniel Helmut Schaefer <daniel.schaefer@hpe.com>
This commit is contained in:
committed by
mergify[bot]
parent
faef5a367c
commit
ea56fa3d47
22
BaseTools/Bin/gcc_riscv64_unknown_ext_dep.yaml
Normal file
22
BaseTools/Bin/gcc_riscv64_unknown_ext_dep.yaml
Normal file
@@ -0,0 +1,22 @@
|
||||
## @file
|
||||
# Download GCC RISCV64 compiler from RISC-V Organization release site
|
||||
# Set shell variable GCC5_RISCV64_INSTALL to this folder
|
||||
#
|
||||
# This is only downloaded when a build activates scope gcc_riscv64_unknown
|
||||
#
|
||||
# Copyright (c) Microsoft Corporation.
|
||||
# Copyright (c) 2020, Hewlett Packard Enterprise Development LP. All rights reserved.<BR>
|
||||
# SPDX-License-Identifier: BSD-2-Clause-Patent
|
||||
##
|
||||
{
|
||||
"scope": "gcc_riscv64_unknown",
|
||||
"type": "web",
|
||||
"name": "gcc_riscv64_unknown",
|
||||
"source": "https://raw.githubusercontent.com/riscv/riscv-uefi-edk2-docs/master/gcc-riscv-edk2-ci-toolchain/gcc-riscv-9.2.0-2020.04-x86_64_riscv64-unknown-gnu.tar.xz",
|
||||
"version": "9.2.0",
|
||||
"compression_type": "tar",
|
||||
"sha256": "28373643b69f0ce008273c3dc63f172aa1121952f1b9ae94d7485ac94af7f344",
|
||||
"internal_path": "/gcc-riscv-9.2.0-2020.04-x86_64_riscv64-unknown-gnu",
|
||||
"flags": ["set_shell_var", ],
|
||||
"var_name": "GCC5_RISCV64_INSTALL"
|
||||
}
|
Reference in New Issue
Block a user