sravan/system76-edk2
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

UefiCpuPkg/PiSmm: Fix various typos

Browse Source 
Fix various typos in comments and documentation.

Cc: Eric Dong <eric.dong@intel.com>
Cc: Ray Ni <ray.ni@intel.com>
Cc: Laszlo Ersek <lersek@redhat.com>
Signed-off-by: Antoine Coeur <coeur@gmx.fr>
Reviewed-by: Philippe Mathieu-Daude <philmd@redhat.com>
Reviewed-by: Laszlo Ersek <lersek@redhat.com>
Reviewed-by: Eric Dong <eric.dong@intel.com>
Signed-off-by: Philippe Mathieu-Daude <philmd@redhat.com>
Message-Id: <20200207010831.9046-78-philmd@redhat.com>
This commit is contained in:
Antoine Coeur
2020-02-07 02:08:30 +01:00
committed by mergify[bot]
parent f60f4cfeb4
commit ef62da4ff7
9 changed files with 18 additions and 18 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
UefiCpuPkg/PiSmmCpuDxeSmm/X64/Semaphore.c
View File

@@ -58,7 +58,7 @@ SemaphoreHook (
);
//
// Use temp value to fix ICC complier warning
// Use temp value to fix ICC compiler warning
//
TempValue = (UINTN)&mSmmRelocationOriginalAddress;
PatchInstructionX86 (

2
UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiEntry.nasm
View File

@@ -16,7 +16,7 @@
%include "Nasm.inc"
;
; Variables referrenced by C code
; Variables referenced by C code
;
%define MSR_IA32_S_CET 0x6A2

2
UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmmInit.nasm
View File

@@ -72,7 +72,7 @@ BITS 64
ASM_PFX(gPatchSmmInitStack):
and sp, 0xfff0 ; make sure RSP is 16-byte aligned
;
; Accoring to X64 calling convention, XMM0~5 are volatile, we need to save
; According to X64 calling convention, XMM0~5 are volatile, we need to save
; them before calling C-function.
;
sub rsp, 0x60