IntelFspPkg/FspSecCore add AsmGetFspBaseAddressNoStack and AsmGetFspInfoHeaderNoStack
Fix GCC issue on FspInfoHeaderRelativeOff. Clean up comments for platform ID matching on Microcode and PcdFspBootFirmwareVolumeBase Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: "Yao, Jiewen" <Jiewen.Yao@intel.com> Reviewed-by: "Rangarajan, Ravi P" <ravi.p.rangarajan@intel.com> Reviewed-by: "Mudusuru, Giri P" <giri.p.mudusuru@intel.com> Reviewed-by: "Ma, Maurice" <maurice.ma@intel.com> git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@17496 6f19259b-4bc3-4df7-8a09-765794883524
This commit is contained in:
@@ -297,8 +297,8 @@ CheckMainHeader:
|
||||
movl $MSR_IA32_PLATFORM_ID, %ecx
|
||||
rdmsr
|
||||
movl %edx, %ecx
|
||||
shrl $0x12, %ecx #($50-$32)
|
||||
andl $0x07, %ecx
|
||||
shrl $0x12, %ecx # shift (50d-32d=18d=0x12) bits
|
||||
andl $0x07, %ecx # platform id at bit[52..50]
|
||||
movl $0x01, %edx
|
||||
shll %cl,%edx
|
||||
|
||||
@@ -784,7 +784,7 @@ FspApiCommonL2:
|
||||
#
|
||||
# Pass BFV into the PEI Core
|
||||
# It uses relative address to calucate the actual boot FV base
|
||||
# For FSP impleantion with single FV, PcdFlashFvRecoveryBase and
|
||||
# For FSP implementation with single FV, PcdFspBootFirmwareVolumeBase and
|
||||
# PcdFspAreaBaseAddress are the same. For FSP with mulitple FVs,
|
||||
# they are different. The code below can handle both cases.
|
||||
#
|
||||
|
Reference in New Issue
Block a user