UefiCpuPkg: RISC-V: Support MMU with SV39/48/57 mode
During CpuDxe initialization, MMU will be setup with the highest mode that HW supports. Signed-off-by: Tuan Phan <tphan@ventanamicro.com> Reviewed-by: Andrei Warkentin <andrei.warkentin@intel.com> Reviewed-by: Sunil V L <sunilvl@ventanamicro.com>
This commit is contained in:
@@ -37,6 +37,8 @@
|
||||
TimerLib
|
||||
PeCoffGetEntryPointLib
|
||||
RiscVSbiLib
|
||||
RiscVMmuLib
|
||||
CacheMaintenanceLib
|
||||
|
||||
[Sources]
|
||||
CpuDxe.c
|
||||
|
Reference in New Issue
Block a user