IntelFsp2Pkg: Support Multi-Phase SiInit and debug handlers.
REF: https://bugzilla.tianocore.org/show_bug.cgi?id=2698 To enhance FSP silicon initialization flexibility an optional Multi-Phase API is introduced and FSP header needs update for new API offset. Also new SecCore module created for FspMultiPhaseSiInit API New ARCH_UPD introduced for enhancing FSP debug message flexibility now bootloader can pass its own debug handler function pointer and FSP will call the function to handle debug message. To support calling bootloader functions, a FspGlobalData field added to indicate if FSP needs to switch stack when FSP running on separate stack from bootloader. Cc: Maurice Ma <maurice.ma@intel.com> Cc: Nate DeSimone <nathaniel.l.desimone@intel.com> Cc: Star Zeng <star.zeng@intel.com> Signed-off-by: Chasel Chiu <chasel.chiu@intel.com> Reviewed-by: Nate DeSimone <nathaniel.l.desimone@intel.com>
This commit is contained in:
committed by
mergify[bot]
parent
ceacd9e992
commit
f2cdb268ef
@@ -1,8 +1,8 @@
|
||||
/** @file
|
||||
Intel FSP Header File definition from Intel Firmware Support Package External
|
||||
Architecture Specification v2.0.
|
||||
Architecture Specification v2.0 and above.
|
||||
|
||||
Copyright (c) 2014 - 2018, Intel Corporation. All rights reserved.<BR>
|
||||
Copyright (c) 2014 - 2020, Intel Corporation. All rights reserved.<BR>
|
||||
SPDX-License-Identifier: BSD-2-Clause-Patent
|
||||
|
||||
**/
|
||||
@@ -110,6 +110,12 @@ typedef struct {
|
||||
/// Byte 0x44: The offset for the API to initialize the CPU and chipset.
|
||||
///
|
||||
UINT32 FspSiliconInitEntryOffset;
|
||||
///
|
||||
/// Byte 0x48: Offset for the API for the optional Multi-Phase processor and chipset initialization.
|
||||
/// This value is only valid if FSP HeaderRevision is >= 5.
|
||||
/// If the value is set to 0x00000000, then this API is not available in this component.
|
||||
///
|
||||
UINT32 FspMultiPhaseSiInitEntryOffset;
|
||||
} FSP_INFO_HEADER;
|
||||
|
||||
///
|
||||
|
Reference in New Issue
Block a user