sravan/system76-edk2
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

UefiCpuPkg/CpuTimerDxeRiscV64: Add support for Sstc

Browse Source 
Sstc extension allows to program the timer and receive the interrupt
without using an SBI call. This reduces the latency to generate the timer
interrupt. So, detect whether Sstc extension is supported and use the
stimecmp register directly to program the timer interrupt.

Cc: Gerd Hoffmann <kraxel@redhat.com>
Cc: Rahul Kumar <rahul1.kumar@intel.com>
Cc: Laszlo Ersek <lersek@redhat.com>
Cc: Ray Ni <ray.ni@intel.com>
Cc: Andrei Warkentin <andrei.warkentin@intel.com>
Signed-off-by: Sunil V L <sunilvl@ventanamicro.com>
Reviewed-by: Laszlo Ersek <lersek@redhat.com>
Reviewed-by: Andrei Warkentin <andrei.warkentin@intel.com>
Reviewed-by: Dhaval Sharma <dhaval@rivosinc.com>
This commit is contained in:
Sunil V L
2023-06-24 03:41:57 +05:30
committed by mergify[bot]
parent 8ae17a71af
commit f91029947b
3 changed files with 49 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
UefiCpuPkg/CpuTimerDxeRiscV64/Timer.h
View File

@@ -26,6 +26,8 @@
//
#define DEFAULT_TIMER_TICK_DURATION 100000
#define RISCV_CPU_FEATURE_SSTC_BITMASK BIT1
extern VOID
RiscvSetTimerPeriod (
UINT32 TimerPeriod