66127011a5
Fix a typo in the 32-bit ARM version of the GICv3 driver, which uses the wrong system register encoding to access ICC_IAR1, and attempted to access ICC_IAR0 instead. This results in boot time hangs both under QEMU emulation and on real hardware. Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Ard Biesheuvel <ard.biesheuvel@linaro.org> Reviewed-by: Leif Lindholm <leif.lindholm@linaro.org>
87 lines
2.2 KiB
ArmAsm
87 lines
2.2 KiB
ArmAsm
#
|
|
# Copyright (c) 2014, ARM Limited. All rights reserved.
|
|
#
|
|
# This program and the accompanying materials are licensed and made available
|
|
# under the terms and conditions of the BSD License which accompanies this
|
|
# distribution. The full text of the license may be found at
|
|
# http://opensource.org/licenses/bsd-license.php
|
|
#
|
|
# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
|
|
# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
|
|
#
|
|
#
|
|
|
|
#include <AsmMacroIoLib.h>
|
|
#include <Library/ArmLib.h>
|
|
|
|
// For the moment we assume this will run in SVC mode on ARMv7
|
|
|
|
//UINT32
|
|
//EFIAPI
|
|
//ArmGicGetControlSystemRegisterEnable (
|
|
// VOID
|
|
// );
|
|
ASM_FUNC(ArmGicV3GetControlSystemRegisterEnable)
|
|
mrc p15, 0, r0, c12, c12, 5 // ICC_SRE
|
|
bx lr
|
|
|
|
//VOID
|
|
//EFIAPI
|
|
//ArmGicSetControlSystemRegisterEnable (
|
|
// IN UINT32 ControlSystemRegisterEnable
|
|
// );
|
|
ASM_FUNC(ArmGicV3SetControlSystemRegisterEnable)
|
|
mcr p15, 0, r0, c12, c12, 5 // ICC_SRE
|
|
isb
|
|
bx lr
|
|
|
|
//VOID
|
|
//ArmGicV3EnableInterruptInterface (
|
|
// VOID
|
|
// );
|
|
ASM_FUNC(ArmGicV3EnableInterruptInterface)
|
|
mov r0, #1
|
|
mcr p15, 0, r0, c12, c12, 7 // ICC_IGRPEN1
|
|
bx lr
|
|
|
|
//VOID
|
|
//ArmGicV3DisableInterruptInterface (
|
|
// VOID
|
|
// );
|
|
ASM_FUNC(ArmGicV3DisableInterruptInterface)
|
|
mov r0, #0
|
|
mcr p15, 0, r0, c12, c12, 7 // ICC_IGRPEN1
|
|
bx lr
|
|
|
|
//VOID
|
|
//ArmGicV3EndOfInterrupt (
|
|
// IN UINTN InterruptId
|
|
// );
|
|
ASM_FUNC(ArmGicV3EndOfInterrupt)
|
|
mcr p15, 0, r0, c12, c12, 1 //ICC_EOIR1
|
|
bx lr
|
|
|
|
//UINTN
|
|
//ArmGicV3AcknowledgeInterrupt (
|
|
// VOID
|
|
// );
|
|
ASM_FUNC(ArmGicV3AcknowledgeInterrupt)
|
|
mrc p15, 0, r0, c12, c12, 0 //ICC_IAR1
|
|
bx lr
|
|
|
|
//VOID
|
|
//ArmGicV3SetPriorityMask (
|
|
// IN UINTN Priority
|
|
// );
|
|
ASM_FUNC(ArmGicV3SetPriorityMask)
|
|
mcr p15, 0, r0, c4, c6, 0 //ICC_PMR
|
|
bx lr
|
|
|
|
//VOID
|
|
//ArmGicV3SetBinaryPointer (
|
|
// IN UINTN BinaryPoint
|
|
// );
|
|
ASM_FUNC(ArmGicV3SetBinaryPointer)
|
|
mcr p15, 0, r0, c12, c12, 3 //ICC_BPR1
|
|
bx lr
|