3182843f3b
REF:https://bugzilla.tianocore.org/show_bug.cgi?id=4114 1.Use xmm5 slot 1 and xmm6 slot 3 to save ucode status and UPD pointer respectively in TempRamInitApi in IA32 FspSecCoreT. 2.Correct inappropriate description in the return value of AsmGetFspInfoHeader. 3.Replace hardcoded offset value 0x1C with FSP_HEADER_IMGBASE_OFFSET in FspHeler.nasm. Cc: Chasel Chiu <chasel.chiu@intel.com> Cc: Nate DeSimone <nathaniel.l.desimone@intel.com> Cc: Star Zeng <star.zeng@intel.com> Cc: Ashraf Ali S <ashraf.ali.s@intel.com> Cc: Chinni B Duggapu <chinni.b.duggapu@intel.com> Signed-off-by: Ted Kuo <ted.kuo@intel.com> Reviewed-by: Chasel Chiu <chasel.chiu@intel.com> Reviewed-by: Nate DeSimone <nathaniel.l.desimone@intel.com>
38 lines
1.1 KiB
NASM
38 lines
1.1 KiB
NASM
;; @file
|
|
; Provide FSP helper function.
|
|
;
|
|
; Copyright (c) 2015 - 2016, Intel Corporation. All rights reserved.<BR>
|
|
; SPDX-License-Identifier: BSD-2-Clause-Patent
|
|
;;
|
|
|
|
SECTION .text
|
|
|
|
FSP_HEADER_IMGBASE_OFFSET EQU 1Ch
|
|
|
|
global ASM_PFX(FspInfoHeaderRelativeOff)
|
|
ASM_PFX(FspInfoHeaderRelativeOff):
|
|
DD 0x12345678 ; This value must be patched by the build script
|
|
|
|
global ASM_PFX(AsmGetFspBaseAddress)
|
|
ASM_PFX(AsmGetFspBaseAddress):
|
|
call ASM_PFX(AsmGetFspInfoHeader)
|
|
add eax, FSP_HEADER_IMGBASE_OFFSET
|
|
mov eax, dword [eax]
|
|
ret
|
|
|
|
global ASM_PFX(AsmGetFspInfoHeader)
|
|
ASM_PFX(AsmGetFspInfoHeader):
|
|
call ASM_PFX(NextInstruction)
|
|
ASM_PFX(NextInstruction):
|
|
pop eax
|
|
sub eax, ASM_PFX(NextInstruction)
|
|
add eax, ASM_PFX(AsmGetFspInfoHeader)
|
|
sub eax, dword [eax - ASM_PFX(AsmGetFspInfoHeader) + ASM_PFX(FspInfoHeaderRelativeOff)]
|
|
ret
|
|
|
|
global ASM_PFX(AsmGetFspInfoHeaderNoStack)
|
|
ASM_PFX(AsmGetFspInfoHeaderNoStack):
|
|
mov eax, ASM_PFX(AsmGetFspInfoHeader)
|
|
sub eax, dword [ASM_PFX(FspInfoHeaderRelativeOff)]
|
|
jmp edi
|