52a99493cc
Sync the branch changes to Trunk, Add "RTC Battery Present" item in setup page. Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Lu Shifei <shifeix.a.lu@intel.com> Reviewed-by: Tim He <tim.he@intel.com> git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@18763 6f19259b-4bc3-4df7-8a09-765794883524
47 lines
1.0 KiB
C
47 lines
1.0 KiB
C
//
|
|
//
|
|
|
|
/*++
|
|
|
|
Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved
|
|
|
|
This program and the accompanying materials are licensed and made available under
|
|
the terms and conditions of the BSD License that accompanies this distribution.
|
|
The full text of the license may be found at
|
|
http://opensource.org/licenses/bsd-license.php.
|
|
|
|
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
|
|
WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
|
|
|
|
|
|
|
|
Module Name:
|
|
|
|
SmbusPolicy.h
|
|
|
|
Abstract:
|
|
|
|
Smbus Policy PPI as defined in EFI 2.0
|
|
|
|
--*/
|
|
#ifndef _PEI_SMBUS_POLICY_PPI_H
|
|
#define _PEI_SMBUS_POLICY_PPI_H
|
|
|
|
#define PEI_SMBUS_POLICY_PPI_GUID \
|
|
{ \
|
|
0x63b6e435, 0x32bc, 0x49c6, 0x81, 0xbd, 0xb7, 0xa1, 0xa0, 0xfe, 0x1a, 0x6c \
|
|
}
|
|
|
|
typedef struct _PEI_SMBUS_POLICY_PPI PEI_SMBUS_POLICY_PPI;
|
|
|
|
struct _PEI_SMBUS_POLICY_PPI {
|
|
UINTN BaseAddress;
|
|
UINT32 PciAddress;
|
|
UINT8 NumRsvdAddress;
|
|
UINT8 *RsvdAddress;
|
|
};
|
|
|
|
extern EFI_GUID gPeiSmbusPolicyPpiGuid;
|
|
|
|
#endif
|