0acd869796
https://bugzilla.tianocore.org/show_bug.cgi?id=1373 Replace BSD 2-Clause License with BSD+Patent License. This change is based on the following emails: https://lists.01.org/pipermail/edk2-devel/2019-February/036260.html https://lists.01.org/pipermail/edk2-devel/2018-October/030385.html RFCs with detailed process for the license change: V3: https://lists.01.org/pipermail/edk2-devel/2019-March/038116.html V2: https://lists.01.org/pipermail/edk2-devel/2019-March/037669.html V1: https://lists.01.org/pipermail/edk2-devel/2019-March/037500.html Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Michael D Kinney <michael.d.kinney@intel.com> Reviewed-by: Eric Dong <eric.dong@intel.com> Reviewed-by: Ray Ni <ray.ni@intel.com>
52 lines
1.3 KiB
NASM
52 lines
1.3 KiB
NASM
;------------------------------------------------------------------------------
|
|
;*
|
|
;* Copyright (c) 2009 - 2017, Intel Corporation. All rights reserved.<BR>
|
|
;* SPDX-License-Identifier: BSD-2-Clause-Patent
|
|
;*
|
|
;*
|
|
;------------------------------------------------------------------------------
|
|
|
|
SECTION .rodata
|
|
;
|
|
; Float control word initial value:
|
|
; all exceptions masked, double-extended-precision, round-to-nearest
|
|
;
|
|
mFpuControlWord: DW 0x37F
|
|
;
|
|
; Multimedia-extensions control word:
|
|
; all exceptions masked, round-to-nearest, flush to zero for masked underflow
|
|
;
|
|
mMmxControlWord: DD 0x1F80
|
|
|
|
DEFAULT REL
|
|
SECTION .text
|
|
|
|
;
|
|
; Initializes floating point units for requirement of UEFI specification.
|
|
;
|
|
; This function initializes floating-point control word to 0x027F (all exceptions
|
|
; masked,double-precision, round-to-nearest) and multimedia-extensions control word
|
|
; (if supported) to 0x1F80 (all exceptions masked, round-to-nearest, flush to zero
|
|
; for masked underflow).
|
|
;
|
|
global ASM_PFX(InitializeFloatingPointUnits)
|
|
ASM_PFX(InitializeFloatingPointUnits):
|
|
|
|
;
|
|
; Initialize floating point units
|
|
;
|
|
finit
|
|
fldcw [mFpuControlWord]
|
|
|
|
;
|
|
; Set OSFXSR bit 9 in CR4
|
|
;
|
|
mov rax, cr4
|
|
or rax, BIT9
|
|
mov cr4, rax
|
|
|
|
ldmxcsr [mMmxControlWord]
|
|
|
|
ret
|
|
|