3b17b24587
There are two FSP images at different locations in a flash (one factory version is read only and other in updatable version) TempRamInit, FspMemoryInit and TempRamExit are executed from factory version and FspSiliconInit/NotifyPhase will be executed from updatable version. Also update FSP specification version to v1.1. Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: "Ma, Maurice" <maurice.ma@intel.com> Reviewed-by: "Yao, Jiewen" <Jiewen.Yao@intel.com> git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@17248 6f19259b-4bc3-4df7-8a09-765794883524
39 lines
1.2 KiB
NASM
39 lines
1.2 KiB
NASM
;; @file
|
|
; Provide FSP helper function.
|
|
;
|
|
; Copyright (c) 2015, Intel Corporation. All rights reserved.<BR>
|
|
; This program and the accompanying materials
|
|
; are licensed and made available under the terms and conditions of the BSD License
|
|
; which accompanies this distribution. The full text of the license may be found at
|
|
; http://opensource.org/licenses/bsd-license.php.
|
|
;
|
|
; THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
|
|
; WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
|
|
;;
|
|
|
|
.586p
|
|
.model flat,C
|
|
.code
|
|
|
|
FspInfoHeaderRelativeOff PROC NEAR PUBLIC
|
|
;
|
|
; This value will be pached by the build script
|
|
;
|
|
DD 012345678h
|
|
FspInfoHeaderRelativeOff ENDP
|
|
|
|
GetFspBaseAddress PROC NEAR PUBLIC
|
|
mov eax, GetFspBaseAddress
|
|
sub eax, dword ptr [FspInfoHeaderRelativeOff]
|
|
add eax, 01Ch
|
|
mov eax, dword ptr [eax]
|
|
ret
|
|
GetFspBaseAddress ENDP
|
|
|
|
GetFspInfoHdr PROC NEAR PUBLIC
|
|
mov eax, GetFspBaseAddress
|
|
sub eax, dword ptr [FspInfoHeaderRelativeOff]
|
|
ret
|
|
GetFspInfoHdr ENDP
|
|
|
|
END |