e3ba31da1c
https://bugzilla.tianocore.org/show_bug.cgi?id=1373 Replace BSD 2-Clause License with BSD+Patent License. This change is based on the following emails: https://lists.01.org/pipermail/edk2-devel/2019-February/036260.html https://lists.01.org/pipermail/edk2-devel/2018-October/030385.html RFCs with detailed process for the license change: V3: https://lists.01.org/pipermail/edk2-devel/2019-March/038116.html V2: https://lists.01.org/pipermail/edk2-devel/2019-March/037669.html V1: https://lists.01.org/pipermail/edk2-devel/2019-March/037500.html Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Michael D Kinney <michael.d.kinney@intel.com> Reviewed-by: Ray Ni <ray.ni@intel.com>
96 lines
2.9 KiB
C
96 lines
2.9 KiB
C
/** @file
|
|
PEI Services Table Pointer Library.
|
|
|
|
Store PEI Services Table pointer via gEmulatorPkgTokenSpaceGuid.PcdPeiServicesTablePage.
|
|
This emulates a platform SRAM. The PI mechaism does not work in the emulator due to
|
|
lack of privledge.
|
|
|
|
Copyright (c) 2006 - 2010, Intel Corporation. All rights reserved.<BR>
|
|
Portiions copyrigth (c) 2011, Apple Inc. All rights reserved.
|
|
SPDX-License-Identifier: BSD-2-Clause-Patent
|
|
|
|
**/
|
|
|
|
#include <PiPei.h>
|
|
#include <Library/PeiServicesTablePointerLib.h>
|
|
#include <Library/DebugLib.h>
|
|
#include <Library/EmuMagicPageLib.h>
|
|
|
|
|
|
/**
|
|
Caches a pointer PEI Services Table.
|
|
|
|
Caches the pointer to the PEI Services Table specified by PeiServicesTablePointer
|
|
in a CPU specific manner as specified in the CPU binding section of the Platform Initialization
|
|
Pre-EFI Initialization Core Interface Specification.
|
|
|
|
If PeiServicesTablePointer is NULL, then ASSERT().
|
|
|
|
@param PeiServicesTablePointer The address of PeiServices pointer.
|
|
**/
|
|
VOID
|
|
EFIAPI
|
|
SetPeiServicesTablePointer (
|
|
IN CONST EFI_PEI_SERVICES ** PeiServicesTablePointer
|
|
)
|
|
{
|
|
ASSERT (PeiServicesTablePointer != NULL);
|
|
ASSERT (*PeiServicesTablePointer != NULL);
|
|
EMU_MAGIC_PAGE()->PeiServicesTablePointer = PeiServicesTablePointer;
|
|
}
|
|
|
|
/**
|
|
Retrieves the cached value of the PEI Services Table pointer.
|
|
|
|
Returns the cached value of the PEI Services Table pointer in a CPU specific manner
|
|
as specified in the CPU binding section of the Platform Initialization Pre-EFI
|
|
Initialization Core Interface Specification.
|
|
|
|
If the cached PEI Services Table pointer is NULL, then ASSERT().
|
|
|
|
@return The pointer to PeiServices.
|
|
|
|
**/
|
|
CONST EFI_PEI_SERVICES **
|
|
EFIAPI
|
|
GetPeiServicesTablePointer (
|
|
VOID
|
|
)
|
|
{
|
|
CONST EFI_PEI_SERVICES **PeiServicesTablePointer;
|
|
|
|
PeiServicesTablePointer = EMU_MAGIC_PAGE()->PeiServicesTablePointer;
|
|
ASSERT (PeiServicesTablePointer != NULL);
|
|
ASSERT (*PeiServicesTablePointer != NULL);
|
|
return PeiServicesTablePointer;
|
|
}
|
|
|
|
/**
|
|
Perform CPU specific actions required to migrate the PEI Services Table
|
|
pointer from temporary RAM to permanent RAM.
|
|
|
|
For IA32 CPUs, the PEI Services Table pointer is stored in the 4 bytes
|
|
immediately preceding the Interrupt Descriptor Table (IDT) in memory.
|
|
For X64 CPUs, the PEI Services Table pointer is stored in the 8 bytes
|
|
immediately preceding the Interrupt Descriptor Table (IDT) in memory.
|
|
For Itanium and ARM CPUs, a the PEI Services Table Pointer is stored in
|
|
a dedicated CPU register. This means that there is no memory storage
|
|
associated with storing the PEI Services Table pointer, so no additional
|
|
migration actions are required for Itanium or ARM CPUs.
|
|
|
|
**/
|
|
VOID
|
|
EFIAPI
|
|
MigratePeiServicesTablePointer (
|
|
VOID
|
|
)
|
|
{
|
|
//
|
|
// PEI Services Table pointer is cached in SRAM. No additional
|
|
// migration actions are required.
|
|
//
|
|
return;
|
|
}
|
|
|
|
|