57bcfc3b06
BZ: https://bugzilla.tianocore.org/show_bug.cgi?id=3863 There are 3 variants of PlatformPei in OvmfPkg: - OvmfPkg/PlatformPei - OvmfPkg/XenPlatformPei - OvmfPkg/Bhyve/PlatformPei/PlatformPei.inf These PlatformPeis can share many common codes, such as Cmos / Hob / Memory / Platform related functions. This commit (and its following several patches) are to create a PlatformInitLib which wraps the common code called in above PlatformPeis. In this initial version of PlatformInitLib, below Cmos related functions are introduced: - PlatformCmosRead8 - PlatformCmosWrite8 - PlatformDebugDumpCmos They correspond to the functions in OvmfPkg/PlatformPei: - CmosRead8 - CmosWrite8 - DebugDumpCmos Considering this PlatformInitLib will be used in SEC phase, global variables and dynamic PCDs are avoided. We use PlatformInfoHob to exchange information between functions. EFI_HOB_PLATFORM_INFO is the data struct which contains the platform information, such as HostBridgeDevId, BootMode, S3Supported, SmmSmramRequire, etc. After PlatformInitLib is created, OvmfPkg/PlatformPei is refactored with this library. Cc: Ard Biesheuvel <ardb+tianocore@kernel.org> Cc: Jordan Justen <jordan.l.justen@intel.com> Cc: Brijesh Singh <brijesh.singh@amd.com> Cc: Erdem Aktas <erdemaktas@google.com> Cc: James Bottomley <jejb@linux.ibm.com> Cc: Jiewen Yao <jiewen.yao@intel.com> Cc: Tom Lendacky <thomas.lendacky@amd.com> Cc: Gerd Hoffmann <kraxel@redhat.com> Acked-by: Gerd Hoffmann <kraxel@redhat.com> Reviewed-by: Jiewen Yao <jiewen.yao@intel.com> Signed-off-by: Min Xu <min.m.xu@intel.com>
100 lines
2.3 KiB
C
100 lines
2.3 KiB
C
/** @file
|
|
PlatformInitLib header file.
|
|
|
|
Copyright (c) 2021, Intel Corporation. All rights reserved.<BR>
|
|
SPDX-License-Identifier: BSD-2-Clause-Patent
|
|
|
|
**/
|
|
|
|
#ifndef PLATFORM_INIT_LIB_H_
|
|
#define PLATFORM_INIT_LIB_H_
|
|
|
|
#include <PiPei.h>
|
|
|
|
#pragma pack(1)
|
|
typedef struct {
|
|
EFI_HOB_GUID_TYPE GuidHeader;
|
|
UINT16 HostBridgeDevId;
|
|
|
|
UINT64 PcdConfidentialComputingGuestAttr;
|
|
BOOLEAN SevEsIsEnabled;
|
|
|
|
UINT32 BootMode;
|
|
BOOLEAN S3Supported;
|
|
|
|
BOOLEAN SmmSmramRequire;
|
|
BOOLEAN Q35SmramAtDefaultSmbase;
|
|
UINT16 Q35TsegMbytes;
|
|
|
|
UINT64 FirstNonAddress;
|
|
UINT8 PhysMemAddressWidth;
|
|
UINT32 Uc32Base;
|
|
UINT32 Uc32Size;
|
|
|
|
BOOLEAN PcdSetNxForStack;
|
|
UINT64 PcdTdxSharedBitMask;
|
|
|
|
UINT64 PcdPciMmio64Base;
|
|
UINT64 PcdPciMmio64Size;
|
|
UINT32 PcdPciMmio32Base;
|
|
UINT32 PcdPciMmio32Size;
|
|
UINT64 PcdPciIoBase;
|
|
UINT64 PcdPciIoSize;
|
|
|
|
UINT64 PcdEmuVariableNvStoreReserved;
|
|
UINT32 PcdCpuBootLogicalProcessorNumber;
|
|
UINT32 PcdCpuMaxLogicalProcessorNumber;
|
|
UINT32 DefaultMaxCpuNumber;
|
|
|
|
UINT32 S3AcpiReservedMemoryBase;
|
|
UINT32 S3AcpiReservedMemorySize;
|
|
} EFI_HOB_PLATFORM_INFO;
|
|
#pragma pack()
|
|
|
|
/**
|
|
Reads 8-bits of CMOS data.
|
|
|
|
Reads the 8-bits of CMOS data at the location specified by Index.
|
|
The 8-bit read value is returned.
|
|
|
|
@param Index The CMOS location to read.
|
|
|
|
@return The value read.
|
|
|
|
**/
|
|
UINT8
|
|
EFIAPI
|
|
PlatformCmosRead8 (
|
|
IN UINTN Index
|
|
);
|
|
|
|
/**
|
|
Writes 8-bits of CMOS data.
|
|
|
|
Writes 8-bits of CMOS data to the location specified by Index
|
|
with the value specified by Value and returns Value.
|
|
|
|
@param Index The CMOS location to write.
|
|
@param Value The value to write to CMOS.
|
|
|
|
@return The value written to CMOS.
|
|
|
|
**/
|
|
UINT8
|
|
EFIAPI
|
|
PlatformCmosWrite8 (
|
|
IN UINTN Index,
|
|
IN UINT8 Value
|
|
);
|
|
|
|
/**
|
|
Dump the CMOS content
|
|
*/
|
|
VOID
|
|
EFIAPI
|
|
PlatformDebugDumpCmos (
|
|
VOID
|
|
);
|
|
|
|
#endif // PLATFORM_INIT_LIB_H_
|