5a2411784b
RFC： https://bugzilla.tianocore.org/show_bug.cgi?id=3429 Previously WORK_AREA_GUEST_TYPE was cleared in SetCr3ForPageTables64. This is workable for Legacy guest and SEV guest. But it doesn't work after Intel TDX is introduced. It is because all TDX CPUs (BSP and APs) start to run from 0xfffffff0, thus WORK_AREA_GUEST_TYPE will be cleared multi-times if it is TDX guest. So the clearance of WORK_AREA_GUEST_TYPE is moved to Main16 entry point in Main.asm. Note: WORK_AREA_GUEST_TYPE is only defined for ARCH_X64. For Intel TDX, its corresponding entry point is Main32 (which will be introduced in next commit in this patch-set). WORK_AREA_GUEST_TYPE will be cleared there. Cc: Ard Biesheuvel <ardb+tianocore@kernel.org> Cc: Jordan Justen <jordan.l.justen@intel.com> Cc: Gerd Hoffmann <kraxel@redhat.com> Cc: Brijesh Singh <brijesh.singh@amd.com> Cc: Erdem Aktas <erdemaktas@google.com> Cc: James Bottomley <jejb@linux.ibm.com> Cc: Jiewen Yao <jiewen.yao@intel.com> Cc: Tom Lendacky <thomas.lendacky@amd.com> Signed-off-by: Min Xu <min.m.xu@intel.com> Reviewed-by: Jiewen Yao <jiewen.yao@intel.com>
108 lines
2.6 KiB
NASM
108 lines
2.6 KiB
NASM
;------------------------------------------------------------------------------
|
|
; @file
|
|
; Main routine of the pre-SEC code up through the jump into SEC
|
|
;
|
|
; Copyright (c) 2008 - 2009, Intel Corporation. All rights reserved.<BR>
|
|
; SPDX-License-Identifier: BSD-2-Clause-Patent
|
|
;
|
|
;------------------------------------------------------------------------------
|
|
|
|
|
|
BITS 16
|
|
|
|
;
|
|
; Modified: EBX, ECX, EDX, EBP
|
|
;
|
|
; @param[in,out] RAX/EAX Initial value of the EAX register
|
|
; (BIST: Built-in Self Test)
|
|
; @param[in,out] DI 'BP': boot-strap processor, or
|
|
; 'AP': application processor
|
|
; @param[out] RBP/EBP Address of Boot Firmware Volume (BFV)
|
|
; @param[out] DS Selector allowing flat access to all addresses
|
|
; @param[out] ES Selector allowing flat access to all addresses
|
|
; @param[out] FS Selector allowing flat access to all addresses
|
|
; @param[out] GS Selector allowing flat access to all addresses
|
|
; @param[out] SS Selector allowing flat access to all addresses
|
|
;
|
|
; @return None This routine jumps to SEC and does not return
|
|
;
|
|
Main16:
|
|
OneTimeCall EarlyInit16
|
|
|
|
;
|
|
; Transition the processor from 16-bit real mode to 32-bit flat mode
|
|
;
|
|
OneTimeCall TransitionFromReal16To32BitFlat
|
|
|
|
BITS 32
|
|
|
|
; Clear the WorkArea header. The SEV probe routines will populate the
|
|
; work area when detected.
|
|
mov byte[WORK_AREA_GUEST_TYPE], 0
|
|
|
|
;
|
|
; Search for the Boot Firmware Volume (BFV)
|
|
;
|
|
OneTimeCall Flat32SearchForBfvBase
|
|
|
|
;
|
|
; EBP - Start of BFV
|
|
;
|
|
|
|
;
|
|
; Search for the SEC entry point
|
|
;
|
|
OneTimeCall Flat32SearchForSecEntryPoint
|
|
|
|
;
|
|
; ESI - SEC Core entry point
|
|
; EBP - Start of BFV
|
|
;
|
|
|
|
%ifdef ARCH_IA32
|
|
|
|
;
|
|
; Restore initial EAX value into the EAX register
|
|
;
|
|
mov eax, esp
|
|
|
|
;
|
|
; Jump to the 32-bit SEC entry point
|
|
;
|
|
jmp esi
|
|
|
|
%else
|
|
|
|
;
|
|
; Transition the processor from 32-bit flat mode to 64-bit flat mode
|
|
;
|
|
OneTimeCall Transition32FlatTo64Flat
|
|
|
|
BITS 64
|
|
|
|
;
|
|
; Some values were calculated in 32-bit mode. Make sure the upper
|
|
; 32-bits of 64-bit registers are zero for these values.
|
|
;
|
|
mov rax, 0x00000000ffffffff
|
|
and rsi, rax
|
|
and rbp, rax
|
|
and rsp, rax
|
|
|
|
;
|
|
; RSI - SEC Core entry point
|
|
; RBP - Start of BFV
|
|
;
|
|
|
|
;
|
|
; Restore initial EAX value into the RAX register
|
|
;
|
|
mov rax, rsp
|
|
|
|
;
|
|
; Jump to the 64-bit SEC entry point
|
|
;
|
|
jmp rsi
|
|
|
|
%endif
|