5a539eb536
The function was not returning the expected value. Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Olivier Martin <olivier.martin@arm.com> git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@15850 6f19259b-4bc3-4df7-8a09-765794883524
113 lines
2.5 KiB
NASM
113 lines
2.5 KiB
NASM
//------------------------------------------------------------------------------
|
|
//
|
|
// Copyright (c) 2008 - 2010, Apple Inc. All rights reserved.<BR>
|
|
// Copyright (c) 2011-2013, ARM Limited. All rights reserved.
|
|
//
|
|
// This program and the accompanying materials
|
|
// are licensed and made available under the terms and conditions of the BSD License
|
|
// which accompanies this distribution. The full text of the license may be found at
|
|
// http://opensource.org/licenses/bsd-license.php
|
|
//
|
|
// THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
|
|
// WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
|
|
//
|
|
//------------------------------------------------------------------------------
|
|
|
|
|
|
EXPORT ArmIsMpCore
|
|
EXPORT ArmEnableAsynchronousAbort
|
|
EXPORT ArmDisableAsynchronousAbort
|
|
EXPORT ArmEnableIrq
|
|
EXPORT ArmDisableIrq
|
|
EXPORT ArmEnableFiq
|
|
EXPORT ArmDisableFiq
|
|
EXPORT ArmEnableInterrupts
|
|
EXPORT ArmDisableInterrupts
|
|
EXPORT ReadCCSIDR
|
|
EXPORT ReadCLIDR
|
|
EXPORT ArmReadNsacr
|
|
EXPORT ArmWriteNsacr
|
|
|
|
AREA ArmLibSupportV7, CODE, READONLY
|
|
|
|
|
|
//------------------------------------------------------------------------------
|
|
|
|
ArmIsMpCore
|
|
mrc p15,0,R0,c0,c0,5
|
|
// Get Multiprocessing extension (bit31) & U bit (bit30)
|
|
and R0, R0, #0xC0000000
|
|
// if (bit31 == 1) && (bit30 == 0) then the processor is part of a multiprocessor system
|
|
cmp R0, #0x80000000
|
|
moveq R0, #1
|
|
movne R0, #0
|
|
bx LR
|
|
|
|
ArmEnableAsynchronousAbort
|
|
cpsie a
|
|
isb
|
|
bx LR
|
|
|
|
ArmDisableAsynchronousAbort
|
|
cpsid a
|
|
isb
|
|
bx LR
|
|
|
|
ArmEnableIrq
|
|
cpsie i
|
|
isb
|
|
bx LR
|
|
|
|
ArmDisableIrq
|
|
cpsid i
|
|
isb
|
|
bx LR
|
|
|
|
ArmEnableFiq
|
|
cpsie f
|
|
isb
|
|
bx LR
|
|
|
|
ArmDisableFiq
|
|
cpsid f
|
|
isb
|
|
bx LR
|
|
|
|
ArmEnableInterrupts
|
|
cpsie if
|
|
isb
|
|
bx LR
|
|
|
|
ArmDisableInterrupts
|
|
cpsid if
|
|
isb
|
|
bx LR
|
|
|
|
// UINT32
|
|
// ReadCCSIDR (
|
|
// IN UINT32 CSSELR
|
|
// )
|
|
ReadCCSIDR
|
|
mcr p15,2,r0,c0,c0,0 ; Write Cache Size Selection Register (CSSELR)
|
|
isb
|
|
mrc p15,1,r0,c0,c0,0 ; Read current CP15 Cache Size ID Register (CCSIDR)
|
|
bx lr
|
|
|
|
// UINT32
|
|
// ReadCLIDR (
|
|
// IN UINT32 CSSELR
|
|
// )
|
|
ReadCLIDR
|
|
mrc p15,1,r0,c0,c0,1 ; Read CP15 Cache Level ID Register
|
|
bx lr
|
|
|
|
ArmReadNsacr
|
|
mrc p15, 0, r0, c1, c1, 2
|
|
bx lr
|
|
|
|
ArmWriteNsacr
|
|
mcr p15, 0, r0, c1, c1, 2
|
|
bx lr
|
|
|
|
END
|