3402aac7d9
Trailing spaces create issue/warning when generating/applying patches. Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Ronald Cron <ronald.cron@arm.com> Reviewed-By: Olivier Martin <olivier.martin@arm.com> git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@15833 6f19259b-4bc3-4df7-8a09-765794883524
93 lines
2.2 KiB
C
93 lines
2.2 KiB
C
/** @file
|
|
|
|
Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>
|
|
Copyright (c) 2011 - 2014, ARM Ltd. All rights reserved.<BR>
|
|
|
|
This program and the accompanying materials
|
|
are licensed and made available under the terms and conditions of the BSD License
|
|
which accompanies this distribution. The full text of the license may be found at
|
|
http://opensource.org/licenses/bsd-license.php
|
|
|
|
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
|
|
WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
|
|
|
|
**/
|
|
|
|
#include <Base.h>
|
|
|
|
#include <Library/ArmLib.h>
|
|
#include <Library/DebugLib.h>
|
|
#include <Library/PcdLib.h>
|
|
|
|
#include "ArmLibPrivate.h"
|
|
|
|
VOID
|
|
EFIAPI
|
|
ArmCacheInformation (
|
|
OUT ARM_CACHE_INFO *CacheInfo
|
|
)
|
|
{
|
|
if (CacheInfo != NULL) {
|
|
CacheInfo->Type = ArmCacheType();
|
|
CacheInfo->Architecture = ArmCacheArchitecture();
|
|
CacheInfo->DataCachePresent = ArmDataCachePresent();
|
|
CacheInfo->DataCacheSize = ArmDataCacheSize();
|
|
CacheInfo->DataCacheAssociativity = ArmDataCacheAssociativity();
|
|
CacheInfo->DataCacheLineLength = ArmDataCacheLineLength();
|
|
CacheInfo->InstructionCachePresent = ArmInstructionCachePresent();
|
|
CacheInfo->InstructionCacheSize = ArmInstructionCacheSize();
|
|
CacheInfo->InstructionCacheAssociativity = ArmInstructionCacheAssociativity();
|
|
CacheInfo->InstructionCacheLineLength = ArmInstructionCacheLineLength();
|
|
}
|
|
}
|
|
|
|
VOID
|
|
EFIAPI
|
|
ArmSetAuxCrBit (
|
|
IN UINT32 Bits
|
|
)
|
|
{
|
|
UINT32 val = ArmReadAuxCr();
|
|
val |= Bits;
|
|
ArmWriteAuxCr(val);
|
|
}
|
|
|
|
VOID
|
|
EFIAPI
|
|
ArmUnsetAuxCrBit (
|
|
IN UINT32 Bits
|
|
)
|
|
{
|
|
UINT32 val = ArmReadAuxCr();
|
|
val &= ~Bits;
|
|
ArmWriteAuxCr(val);
|
|
}
|
|
|
|
//
|
|
// Helper functions for accessing CPUACTLR
|
|
//
|
|
|
|
VOID
|
|
EFIAPI
|
|
ArmSetCpuActlrBit (
|
|
IN UINTN Bits
|
|
)
|
|
{
|
|
UINTN Value;
|
|
Value = ArmReadCpuActlr ();
|
|
Value |= Bits;
|
|
ArmWriteCpuActlr (Value);
|
|
}
|
|
|
|
VOID
|
|
EFIAPI
|
|
ArmUnsetCpuActlrBit (
|
|
IN UINTN Bits
|
|
)
|
|
{
|
|
UINTN Value;
|
|
Value = ArmReadCpuActlr ();
|
|
Value &= ~Bits;
|
|
ArmWriteCpuActlr (Value);
|
|
}
|