807e2604ab
Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Harry Liebel <Harry.Liebel@arm.com> Signed-off-by: Olivier Martin <olivier.martin@arm.com> Reviewed-by: Liming Gao <liming.gao@intel.com> git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@14515 6f19259b-4bc3-4df7-8a09-765794883524
38 lines
1.3 KiB
ArmAsm
38 lines
1.3 KiB
ArmAsm
#------------------------------------------------------------------------------
|
|
#
|
|
# CpuBreakpoint() for AArch64
|
|
#
|
|
# Copyright (c) 2006 - 2009, Intel Corporation. All rights reserved.<BR>
|
|
# Portions copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>
|
|
# Portions copyright (c) 2011 - 2013, ARM Ltd. All rights reserved.<BR>
|
|
# This program and the accompanying materials
|
|
# are licensed and made available under the terms and conditions of the BSD License
|
|
# which accompanies this distribution. The full text of the license may be found at
|
|
# http://opensource.org/licenses/bsd-license.php.
|
|
#
|
|
# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
|
|
# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
|
|
#
|
|
#------------------------------------------------------------------------------
|
|
|
|
.text
|
|
.p2align 2
|
|
ASM_GLOBAL ASM_PFX(CpuBreakpoint)
|
|
|
|
#/**
|
|
# Generates a breakpoint on the CPU.
|
|
#
|
|
# Generates a breakpoint on the CPU. The breakpoint must be implemented such
|
|
# that code can resume normal execution after the breakpoint.
|
|
#
|
|
#**/
|
|
#VOID
|
|
#EFIAPI
|
|
#CpuBreakpoint (
|
|
# VOID
|
|
# );
|
|
#
|
|
ASM_PFX(CpuBreakpoint):
|
|
svc 0xdbdb // Superviser exception. Takes 16bit arg -> Armv7 had 'swi' here.
|
|
ret
|