https://bugzilla.tianocore.org/show_bug.cgi?id=1373 Replace BSD 2-Clause License with BSD+Patent License. This change is based on the following emails: https://lists.01.org/pipermail/edk2-devel/2019-February/036260.html https://lists.01.org/pipermail/edk2-devel/2018-October/030385.html RFCs with detailed process for the license change: V3: https://lists.01.org/pipermail/edk2-devel/2019-March/038116.html V2: https://lists.01.org/pipermail/edk2-devel/2019-March/037669.html V1: https://lists.01.org/pipermail/edk2-devel/2019-March/037500.html Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Michael D Kinney <michael.d.kinney@intel.com> Reviewed-by: Leif Lindholm <leif.lindholm@linaro.org>
		
			
				
	
	
		
			40 lines
		
	
	
		
			1.1 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			40 lines
		
	
	
		
			1.1 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
/** @file
 | 
						|
  Macros to work around lack of Apple support for LDR register, =expr
 | 
						|
 | 
						|
  Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>
 | 
						|
  Copyright (c) 2011-2012, ARM Ltd. All rights reserved.<BR>
 | 
						|
  Copyright (c) 2016, Linaro Ltd. All rights reserved.<BR>
 | 
						|
 | 
						|
  SPDX-License-Identifier: BSD-2-Clause-Patent
 | 
						|
 | 
						|
**/
 | 
						|
 | 
						|
 | 
						|
#ifndef __MACRO_IO_LIB_H__
 | 
						|
#define __MACRO_IO_LIB_H__
 | 
						|
 | 
						|
#define _ASM_FUNC(Name, Section)    \
 | 
						|
  .global   Name                  ; \
 | 
						|
  .section  #Section, "ax"        ; \
 | 
						|
  .type     Name, %function       ; \
 | 
						|
  .p2align  2                     ; \
 | 
						|
  Name:
 | 
						|
 | 
						|
#define ASM_FUNC(Name)            _ASM_FUNC(ASM_PFX(Name), .text. ## Name)
 | 
						|
 | 
						|
#define MOV32(Reg, Val)                       \
 | 
						|
  movw      Reg, #(Val) & 0xffff            ; \
 | 
						|
  movt      Reg, #(Val) >> 16
 | 
						|
 | 
						|
#define ADRL(Reg, Sym)                        \
 | 
						|
  movw      Reg, #:lower16:(Sym) - (. + 16) ; \
 | 
						|
  movt      Reg, #:upper16:(Sym) - (. + 12) ; \
 | 
						|
  add       Reg, Reg, pc
 | 
						|
 | 
						|
#define LDRL(Reg, Sym)                        \
 | 
						|
  movw      Reg, #:lower16:(Sym) - (. + 16) ; \
 | 
						|
  movt      Reg, #:upper16:(Sym) - (. + 12) ; \
 | 
						|
  ldr       Reg, [pc, Reg]
 | 
						|
 | 
						|
#endif
 |