https://bugzilla.tianocore.org/show_bug.cgi?id=1373 Replace BSD 2-Clause License with BSD+Patent License. This change is based on the following emails: https://lists.01.org/pipermail/edk2-devel/2019-February/036260.html https://lists.01.org/pipermail/edk2-devel/2018-October/030385.html RFCs with detailed process for the license change: V3: https://lists.01.org/pipermail/edk2-devel/2019-March/038116.html V2: https://lists.01.org/pipermail/edk2-devel/2019-March/037669.html V1: https://lists.01.org/pipermail/edk2-devel/2019-March/037500.html Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Michael D Kinney <michael.d.kinney@intel.com> Reviewed-by: Leif Lindholm <leif.lindholm@linaro.org>
		
			
				
	
	
		
			59 lines
		
	
	
		
			1.2 KiB
		
	
	
	
		
			NASM
		
	
	
	
	
	
			
		
		
	
	
			59 lines
		
	
	
		
			1.2 KiB
		
	
	
	
		
			NASM
		
	
	
	
	
	
//------------------------------------------------------------------------------
 | 
						|
//
 | 
						|
// Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>
 | 
						|
//
 | 
						|
// SPDX-License-Identifier: BSD-2-Clause-Patent
 | 
						|
//
 | 
						|
//------------------------------------------------------------------------------
 | 
						|
 | 
						|
 | 
						|
 | 
						|
 | 
						|
    INCLUDE AsmMacroExport.inc
 | 
						|
 | 
						|
;
 | 
						|
;UINT32
 | 
						|
;EFIAPI
 | 
						|
;__aeabi_uread4 (
 | 
						|
;  IN VOID   *Pointer
 | 
						|
;  );
 | 
						|
;
 | 
						|
 RVCT_ASM_EXPORT __aeabi_uread4
 | 
						|
    ldrb    r1, [r0]
 | 
						|
    ldrb    r2, [r0, #1]
 | 
						|
    ldrb    r3, [r0, #2]
 | 
						|
    ldrb    r0, [r0, #3]
 | 
						|
    orr     r1, r1, r2, lsl #8
 | 
						|
    orr     r1, r1, r3, lsl #16
 | 
						|
    orr     r0, r1, r0, lsl #24
 | 
						|
    bx      lr
 | 
						|
 | 
						|
;
 | 
						|
;UINT64
 | 
						|
;EFIAPI
 | 
						|
;__aeabi_uread8 (
 | 
						|
;  IN VOID   *Pointer
 | 
						|
;  );
 | 
						|
;
 | 
						|
 RVCT_ASM_EXPORT __aeabi_uread8
 | 
						|
    mov     r3, r0
 | 
						|
 | 
						|
    ldrb    r1, [r3]
 | 
						|
    ldrb    r2, [r3, #1]
 | 
						|
    orr     r1, r1, r2, lsl #8
 | 
						|
    ldrb    r2, [r3, #2]
 | 
						|
    orr     r1, r1, r2, lsl #16
 | 
						|
    ldrb    r0, [r3, #3]
 | 
						|
    orr     r0, r1, r0, lsl #24
 | 
						|
 | 
						|
    ldrb    r1, [r3, #4]
 | 
						|
    ldrb    r2, [r3, #5]
 | 
						|
    orr     r1, r1, r2, lsl #8
 | 
						|
    ldrb    r2, [r3, #6]
 | 
						|
    orr     r1, r1, r2, lsl #16
 | 
						|
    ldrb    r2, [r3, #7]
 | 
						|
    orr     r1, r1, r2, lsl #24
 | 
						|
 | 
						|
    bx      lr
 | 
						|
    END
 |