55a0cdb61c
CpuIo2Dxe only supports IO to access to CPU IO. Some ARCHs that do not implement ports for CPU IO require MMIO to access PCI IO, and they pretty much put the IO devices under the LPC bus, which is usually under the PCIe/PCI bus. CpuMmio2Dxe was added to meet these needs. CpuMmio2Dxe depends on PcdPciIoTranslation. The code is copied from ArmPkg. BZ: https://bugzilla.tianocore.org/show_bug.cgi?id=4584 Cc: Ray Ni <ray.ni@intel.com> Cc: Laszlo Ersek <lersek@redhat.com> Cc: Rahul Kumar <rahul1.kumar@intel.com> Cc: Gerd Hoffmann <kraxel@redhat.com> Cc: Leif Lindholm <quic_llindhol@quicinc.com> Cc: Ard Biesheuvel <ardb+tianocore@kernel.org> Cc: Sami Mujawar <sami.mujawar@arm.com> Signed-off-by: Chao Li <lichao@loongson.cn> Reviewed-by: Ray Ni <ray.ni@intel.com>
49 lines
1.2 KiB
INI
49 lines
1.2 KiB
INI
## @file
|
|
# Produces the CPU I/O 2 Protocol by using the services of the I/O Library.
|
|
#
|
|
# Copyright (c) 2009 - 2014, Intel Corporation. All rights reserved.<BR>
|
|
# Copyright (c) 2016, Linaro Ltd. All rights reserved.<BR>
|
|
# Copyright (c) 2024 Loongson Technology Corporation Limited. All rights reserved.<BR>
|
|
#
|
|
# SPDX-License-Identifier: BSD-2-Clause-Patent
|
|
#
|
|
##
|
|
|
|
[Defines]
|
|
INF_VERSION = 1.29
|
|
BASE_NAME = CpuMmio2Dxe
|
|
MODULE_UNI_FILE = CpuMmio2Dxe.uni
|
|
FILE_GUID = FBC36D76-CF22-2584-DBD8-85FF765BAEF1
|
|
MODULE_TYPE = DXE_DRIVER
|
|
VERSION_STRING = 1.0
|
|
ENTRY_POINT = CpuMmio2Initialize
|
|
|
|
#
|
|
# The following information is for reference only and not required by the build tools.
|
|
#
|
|
# VALID_ARCHITECTURES = ARM AARCH64 LOONGARCH64 RISCV64
|
|
#
|
|
|
|
[Sources]
|
|
CpuMmio2Dxe.c
|
|
|
|
[Packages]
|
|
MdePkg/MdePkg.dec
|
|
|
|
[LibraryClasses]
|
|
UefiDriverEntryPoint
|
|
BaseLib
|
|
DebugLib
|
|
IoLib
|
|
PcdLib
|
|
UefiBootServicesTableLib
|
|
|
|
[Pcd]
|
|
gEfiMdePkgTokenSpaceGuid.PcdPciIoTranslation
|
|
|
|
[Protocols]
|
|
gEfiCpuIo2ProtocolGuid ## PRODUCES
|
|
|
|
[Depex]
|
|
TRUE
|