9344f09215
https://bugzilla.tianocore.org/show_bug.cgi?id=1373 Replace BSD 2-Clause License with BSD+Patent License. This change is based on the following emails: https://lists.01.org/pipermail/edk2-devel/2019-February/036260.html https://lists.01.org/pipermail/edk2-devel/2018-October/030385.html RFCs with detailed process for the license change: V3: https://lists.01.org/pipermail/edk2-devel/2019-March/038116.html V2: https://lists.01.org/pipermail/edk2-devel/2019-March/037669.html V1: https://lists.01.org/pipermail/edk2-devel/2019-March/037500.html Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Michael D Kinney <michael.d.kinney@intel.com> Reviewed-by: Liming Gao <liming.gao@intel.com>
46 lines
1.2 KiB
C
46 lines
1.2 KiB
C
/** @file
|
|
Provides CPU architecture specific functions that can not be defined
|
|
in the Base Library due to dependencies on the PAL Library
|
|
|
|
The CPU Library provides services to flush CPU TLBs and place the CPU in a sleep state.
|
|
The implementation of these services on Itanium processors requires the use of PAL Calls.
|
|
PAL Calls require PEI and DXE specific mechanisms to look up PAL Entry Point.
|
|
As a result, these services could not be defined in the Base Library.
|
|
|
|
Copyright (c) 2006 - 2018, Intel Corporation. All rights reserved.<BR>
|
|
SPDX-License-Identifier: BSD-2-Clause-Patent
|
|
|
|
**/
|
|
|
|
#ifndef __CPU_LIB_H__
|
|
#define __CPU_LIB_H__
|
|
|
|
/**
|
|
Places the CPU in a sleep state until an interrupt is received.
|
|
|
|
Places the CPU in a sleep state until an interrupt is received. If interrupts
|
|
are disabled prior to calling this function, then the CPU will be placed in a
|
|
sleep state indefinitely.
|
|
|
|
**/
|
|
VOID
|
|
EFIAPI
|
|
CpuSleep (
|
|
VOID
|
|
);
|
|
|
|
/**
|
|
Flushes all the Translation Lookaside Buffers(TLB) entries in a CPU.
|
|
|
|
Flushes all the Translation Lookaside Buffers(TLB) entries in a CPU.
|
|
|
|
**/
|
|
VOID
|
|
EFIAPI
|
|
CpuFlushTlb (
|
|
VOID
|
|
);
|
|
|
|
|
|
#endif
|