9d59a88be1
Signed-off-by: Olivier Martin <olivier.martin@arm.com> git-svn-id: https://edk2.svn.sourceforge.net/svnroot/edk2/trunk/edk2@13261 6f19259b-4bc3-4df7-8a09-765794883524
67 lines
1.8 KiB
C
67 lines
1.8 KiB
C
/** @file
|
|
|
|
Copyright (c) 2011-2012, ARM Limited. All rights reserved.
|
|
|
|
This program and the accompanying materials
|
|
are licensed and made available under the terms and conditions of the BSD License
|
|
which accompanies this distribution. The full text of the license may be found at
|
|
http://opensource.org/licenses/bsd-license.php
|
|
|
|
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
|
|
WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
|
|
|
|
**/
|
|
|
|
#include <Base.h>
|
|
#include <Library/ArmLib.h>
|
|
#include <Library/ArmCpuLib.h>
|
|
#include <Library/ArmV7ArchTimerLib.h>
|
|
#include <Library/DebugLib.h>
|
|
#include <Library/IoLib.h>
|
|
#include <Library/PcdLib.h>
|
|
|
|
#include <Chipset/ArmCortexA15.h>
|
|
|
|
VOID
|
|
ArmCpuSetup (
|
|
IN UINTN MpId
|
|
)
|
|
{
|
|
// Check if Architectural Timer frequency is valid number (should not be 0)
|
|
ASSERT (PcdGet32 (PcdArmArchTimerFreqInHz));
|
|
ASSERT(ArmIsArchTimerImplemented () != 0);
|
|
|
|
// Enable SWP instructions
|
|
ArmEnableSWPInstruction ();
|
|
|
|
// Enable program flow prediction, if supported.
|
|
ArmEnableBranchPrediction ();
|
|
|
|
// Note: System Counter frequency can only be set in Secure privileged mode,
|
|
// if security extensions are implemented.
|
|
ArmArchTimerSetTimerFreq (PcdGet32 (PcdArmArchTimerFreqInHz));
|
|
|
|
if (ArmIsMpCore()) {
|
|
// Turn on SMP coherency
|
|
ArmSetAuxCrBit (A15_FEATURE_SMP);
|
|
}
|
|
|
|
}
|
|
|
|
|
|
VOID
|
|
ArmCpuSetupSmpNonSecure (
|
|
IN UINTN MpId
|
|
)
|
|
{
|
|
/*// Make the SCU accessible in Non Secure world
|
|
if (IS_PRIMARY_CORE(MpId)) {
|
|
ScuBase = ArmGetScuBaseAddress();
|
|
|
|
// Allow NS access to SCU register
|
|
MmioOr32 (ScuBase + A9_SCU_SACR_OFFSET, 0xf);
|
|
// Allow NS access to Private Peripherals
|
|
MmioOr32 (ScuBase + A9_SCU_SSACR_OFFSET, 0xfff);
|
|
}*/
|
|
}
|