9344f09215
https://bugzilla.tianocore.org/show_bug.cgi?id=1373 Replace BSD 2-Clause License with BSD+Patent License. This change is based on the following emails: https://lists.01.org/pipermail/edk2-devel/2019-February/036260.html https://lists.01.org/pipermail/edk2-devel/2018-October/030385.html RFCs with detailed process for the license change: V3: https://lists.01.org/pipermail/edk2-devel/2019-March/038116.html V2: https://lists.01.org/pipermail/edk2-devel/2019-March/037669.html V1: https://lists.01.org/pipermail/edk2-devel/2019-March/037500.html Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Michael D Kinney <michael.d.kinney@intel.com> Reviewed-by: Liming Gao <liming.gao@intel.com>
31 lines
683 B
ArmAsm
31 lines
683 B
ArmAsm
#------------------------------------------------------------------------------
|
|
#
|
|
# EnableInterrupts() for ARM
|
|
#
|
|
# Copyright (c) 2006 - 2018, Intel Corporation. All rights reserved.<BR>
|
|
# Portions copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>
|
|
# SPDX-License-Identifier: BSD-2-Clause-Patent
|
|
#
|
|
#------------------------------------------------------------------------------
|
|
|
|
.text
|
|
.p2align 2
|
|
GCC_ASM_EXPORT(EnableInterrupts)
|
|
|
|
|
|
#/**
|
|
# Enables CPU interrupts.
|
|
#
|
|
#**/
|
|
#VOID
|
|
#EFIAPI
|
|
#EnableInterrupts (
|
|
# VOID
|
|
# );
|
|
#
|
|
ASM_PFX(EnableInterrupts):
|
|
mrs R0,CPSR
|
|
bic R0,R0,#0x80 @Enable IRQ interrupts
|
|
msr CPSR_c,R0
|
|
bx LR
|