https://bugzilla.tianocore.org/show_bug.cgi?id=1373 Replace BSD 2-Clause License with BSD+Patent License. This change is based on the following emails: https://lists.01.org/pipermail/edk2-devel/2019-February/036260.html https://lists.01.org/pipermail/edk2-devel/2018-October/030385.html RFCs with detailed process for the license change: V3: https://lists.01.org/pipermail/edk2-devel/2019-March/038116.html V2: https://lists.01.org/pipermail/edk2-devel/2019-March/037669.html V1: https://lists.01.org/pipermail/edk2-devel/2019-March/037500.html Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Michael D Kinney <michael.d.kinney@intel.com> Reviewed-by: Liming Gao <liming.gao@intel.com>
40 lines
1.1 KiB
NASM
40 lines
1.1 KiB
NASM
;------------------------------------------------------------------------------
|
|
;
|
|
; Copyright (c) 2006 - 2015, Intel Corporation. All rights reserved.<BR>
|
|
; SPDX-License-Identifier: BSD-2-Clause-Patent
|
|
;
|
|
; Module Name:
|
|
;
|
|
; RShiftU64.nasm
|
|
;
|
|
; Abstract:
|
|
;
|
|
; 64-bit logical right shift function for IA-32
|
|
;
|
|
;------------------------------------------------------------------------------
|
|
|
|
SECTION .text
|
|
|
|
;------------------------------------------------------------------------------
|
|
; UINT64
|
|
; EFIAPI
|
|
; InternalMathRShiftU64 (
|
|
; IN UINT64 Operand,
|
|
; IN UINTN Count
|
|
; );
|
|
;------------------------------------------------------------------------------
|
|
global ASM_PFX(InternalMathRShiftU64)
|
|
ASM_PFX(InternalMathRShiftU64):
|
|
mov cl, [esp + 12] ; cl <- Count
|
|
xor edx, edx
|
|
mov eax, [esp + 8]
|
|
test cl, 32 ; Count >= 32?
|
|
jnz .0
|
|
mov edx, eax
|
|
mov eax, [esp + 4]
|
|
.0:
|
|
shrd eax, edx, cl
|
|
shr edx, cl
|
|
ret
|
|
|