BZ:2562: https://bugzilla.tianocore.org/show_bug.cgi?id=2562 Add RISC-V architecture on RISC-V EDK2 CI. Signed-off-by: Abner Chang <abner.chang@hpe.com> Reviewed-by: Sean Brogan <sean.brogan@microsoft.com> Cc: Bret Barkelew <Bret.Barkelew@microsoft.com> Cc: Sean Brogan <sean.brogan@microsoft.com> Cc: Leif Lindholm <leif@nuviainc.com> Cc: Michael D Kinney <michael.d.kinney@intel.com> Cc: Gilbert Chen <gilbert.chen@hpe.com> Cc: Daniel Helmut Schaefer <daniel.schaefer@hpe.com>
20 lines
471 B
YAML
20 lines
471 B
YAML
## @file
|
|
# Azure Pipeline build file for a build using ubuntu and GCC5
|
|
#
|
|
# Copyright (c) Microsoft Corporation.
|
|
# Copyright (c) 2020, Hewlett Packard Enterprise Development LP. All rights reserved.<BR>
|
|
# SPDX-License-Identifier: BSD-2-Clause-Patent
|
|
##
|
|
trigger:
|
|
- master
|
|
pr:
|
|
- master
|
|
|
|
jobs:
|
|
- template: templates/pr-gate-build-job.yml
|
|
parameters:
|
|
tool_chain_tag: 'GCC5'
|
|
vm_image: 'ubuntu-latest'
|
|
arch_list: "IA32,X64,ARM,AARCH64,RISCV64"
|
|
|