b5a572238d
This function allows platform to do any specific actions prior to the start the PEI phase. For instance, this function could be used by some platforms to initialize clocks that are required at the early stage of the PEI phase. Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Olivier Martin <olivier.martin@arm.com> Acked-by: Ryan Harkin <ryan.harkin@linaro.org> Reviewed-by: Leif Lindholm <leif.lindholm@linaro.org> git-svn-id: https://edk2.svn.sourceforge.net/svnroot/edk2/trunk/edk2@14347 6f19259b-4bc3-4df7-8a09-765794883524
125 lines
3.3 KiB
NASM
125 lines
3.3 KiB
NASM
//
|
|
// Copyright (c) 2011-2013, ARM Limited. All rights reserved.
|
|
//
|
|
// This program and the accompanying materials
|
|
// are licensed and made available under the terms and conditions of the BSD License
|
|
// which accompanies this distribution. The full text of the license may be found at
|
|
// http://opensource.org/licenses/bsd-license.php
|
|
//
|
|
// THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
|
|
// WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
|
|
//
|
|
//
|
|
|
|
#include <AsmMacroIoLib.h>
|
|
#include <Base.h>
|
|
#include <Library/ArmLib.h>
|
|
#include <Library/PcdLib.h>
|
|
|
|
#include <Chipset/ArmCortexA9.h>
|
|
|
|
#include <AutoGen.h>
|
|
|
|
INCLUDE AsmMacroIoLib.inc
|
|
|
|
EXPORT ArmPlatformPeiBootAction
|
|
EXPORT ArmGetCpuCountPerCluster
|
|
EXPORT ArmPlatformIsPrimaryCore
|
|
EXPORT ArmPlatformGetPrimaryCoreMpId
|
|
EXPORT ArmPlatformGetCorePosition
|
|
|
|
IMPORT _gPcd_FixedAtBuild_PcdArmPrimaryCore
|
|
IMPORT _gPcd_FixedAtBuild_PcdArmPrimaryCoreMask
|
|
|
|
AREA RTSMHelper, CODE, READONLY
|
|
|
|
ArmPlatformPeiBootAction FUNCTION
|
|
bx lr
|
|
ENDFUNC
|
|
|
|
// IN None
|
|
// OUT r0 = SCU Base Address
|
|
ArmGetScuBaseAddress FUNCTION
|
|
// Read Configuration Base Address Register. ArmCBar cannot be called to get
|
|
// the Configuration BAR as a stack is not necessary setup. The SCU is at the
|
|
// offset 0x0000 from the Private Memory Region.
|
|
mrc p15, 4, r0, c15, c0, 0
|
|
bx lr
|
|
ENDFUNC
|
|
|
|
//UINTN
|
|
//ArmPlatformGetPrimaryCoreMpId (
|
|
// VOID
|
|
// );
|
|
ArmPlatformGetPrimaryCoreMpId FUNCTION
|
|
LoadConstantToReg (_gPcd_FixedAtBuild_PcdArmPrimaryCoreMask, r0)
|
|
ldr r0, [r0]
|
|
bx lr
|
|
ENDFUNC
|
|
|
|
// IN None
|
|
// OUT r0 = number of cores present in the system
|
|
ArmGetCpuCountPerCluster FUNCTION
|
|
stmfd SP!, {r1-r2}
|
|
|
|
// Read CP15 MIDR
|
|
mrc p15, 0, r1, c0, c0, 0
|
|
|
|
// Check if the CPU is A15
|
|
mov r1, r1, LSR #4
|
|
mov r0, #ARM_CPU_TYPE_MASK
|
|
and r1, r1, r0
|
|
|
|
mov r0, #ARM_CPU_TYPE_A15
|
|
cmp r1, r0
|
|
beq _Read_cp15_reg
|
|
|
|
_CPU_is_not_A15
|
|
mov r2, lr ; Save link register
|
|
bl ArmGetScuBaseAddress ; Read SCU Base Address
|
|
mov lr, r2 ; Restore link register val
|
|
ldr r0, [r0, #A9_SCU_CONFIG_OFFSET] ; Read SCU Config reg to get CPU count
|
|
b _Return
|
|
|
|
_Read_cp15_reg
|
|
mrc p15, 1, r0, c9, c0, 2 ; Read C9 register of CP15 to get CPU count
|
|
lsr r0, #24
|
|
|
|
|
|
_Return
|
|
and r0, r0, #3
|
|
// Add '1' to the number of CPU on the Cluster
|
|
add r0, r0, #1
|
|
ldmfd SP!, {r1-r2}
|
|
bx lr
|
|
ENDFUNC
|
|
|
|
//UINTN
|
|
//ArmPlatformIsPrimaryCore (
|
|
// IN UINTN MpId
|
|
// );
|
|
ArmPlatformIsPrimaryCore FUNCTION
|
|
LoadConstantToReg (_gPcd_FixedAtBuild_PcdArmPrimaryCoreMask, r1)
|
|
ldr r1, [r1]
|
|
and r0, r0, r1
|
|
LoadConstantToReg (_gPcd_FixedAtBuild_PcdArmPrimaryCore, r1)
|
|
ldr r1, [r1]
|
|
cmp r0, r1
|
|
moveq r0, #1
|
|
movne r0, #0
|
|
bx lr
|
|
ENDFUNC
|
|
|
|
//UINTN
|
|
//ArmPlatformGetCorePosition (
|
|
// IN UINTN MpId
|
|
// );
|
|
ArmPlatformGetCorePosition FUNCTION
|
|
and r1, r0, #ARM_CORE_MASK
|
|
and r0, r0, #ARM_CLUSTER_MASK
|
|
add r0, r1, r0, LSR #7
|
|
bx lr
|
|
ENDFUNC
|
|
|
|
END
|