4059386c70
https://bugzilla.tianocore.org/show_bug.cgi?id=1373 Replace BSD 2-Clause License with BSD+Patent License. This change is based on the following emails: https://lists.01.org/pipermail/edk2-devel/2019-February/036260.html https://lists.01.org/pipermail/edk2-devel/2018-October/030385.html RFCs with detailed process for the license change: V3: https://lists.01.org/pipermail/edk2-devel/2019-March/038116.html V2: https://lists.01.org/pipermail/edk2-devel/2019-March/037669.html V1: https://lists.01.org/pipermail/edk2-devel/2019-March/037500.html Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Michael D Kinney <michael.d.kinney@intel.com> Reviewed-by: Leif Lindholm <leif.lindholm@linaro.org>
45 lines
599 B
C
45 lines
599 B
C
/** @file
|
|
|
|
Copyright (c) 2012-2014, ARM Limited. All rights reserved.
|
|
|
|
SPDX-License-Identifier: BSD-2-Clause-Patent
|
|
|
|
**/
|
|
|
|
#ifndef __ARM_CORTEX_A5x_H__
|
|
#define __ARM_CORTEX_A5x_H__
|
|
|
|
//
|
|
// Cortex A5x feature bit definitions
|
|
//
|
|
#define A5X_FEATURE_SMP (1 << 6)
|
|
|
|
//
|
|
// Helper functions to access CPU Extended Control Register
|
|
//
|
|
UINT64
|
|
EFIAPI
|
|
ArmReadCpuExCr (
|
|
VOID
|
|
);
|
|
|
|
VOID
|
|
EFIAPI
|
|
ArmWriteCpuExCr (
|
|
IN UINT64 Val
|
|
);
|
|
|
|
VOID
|
|
EFIAPI
|
|
ArmSetCpuExCrBit (
|
|
IN UINT64 Bits
|
|
);
|
|
|
|
VOID
|
|
EFIAPI
|
|
ArmUnsetCpuExCrBit (
|
|
IN UINT64 Bits
|
|
);
|
|
|
|
#endif
|