PiSmmCpuDxeSmm consumes SmmAttributesTable and setup page table: 1) Code region is marked as read-only and Data region is non-executable, if the PE image is 4K aligned. 2) Important data structure is set to RO, such as GDT/IDT. 3) SmmSaveState is set to non-executable, and SmmEntrypoint is set to read-only. 4) If static page is supported, page table is read-only. We use page table to protect other components, and itself. If we use dynamic paging, we can still provide *partial* protection. And hope page table is not modified by other components. The XD enabling code is moved to SmiEntry to let NX take effect. Cc: Jeff Fan <jeff.fan@intel.com> Cc: Feng Tian <feng.tian@intel.com> Cc: Star Zeng <star.zeng@intel.com> Cc: Michael D Kinney <michael.d.kinney@intel.com> Cc: Laszlo Ersek <lersek@redhat.com> Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Jiewen Yao <jiewen.yao@intel.com> Tested-by: Laszlo Ersek <lersek@redhat.com> Reviewed-by: Jeff Fan <jeff.fan@intel.com> Reviewed-by: Michael D Kinney <michael.d.kinney@intel.com>
81 lines
2.0 KiB
C
81 lines
2.0 KiB
C
/** @file
|
|
IA-32 processor specific functions to enable SMM profile.
|
|
|
|
Copyright (c) 2012 - 2016, Intel Corporation. All rights reserved.<BR>
|
|
This program and the accompanying materials
|
|
are licensed and made available under the terms and conditions of the BSD License
|
|
which accompanies this distribution. The full text of the license may be found at
|
|
http://opensource.org/licenses/bsd-license.php
|
|
|
|
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
|
|
WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
|
|
|
|
**/
|
|
|
|
#include "PiSmmCpuDxeSmm.h"
|
|
#include "SmmProfileInternal.h"
|
|
|
|
/**
|
|
Create SMM page table for S3 path.
|
|
|
|
**/
|
|
VOID
|
|
InitSmmS3Cr3 (
|
|
VOID
|
|
)
|
|
{
|
|
mSmmS3ResumeState->SmmS3Cr3 = Gen4GPageTable (TRUE);
|
|
|
|
return ;
|
|
}
|
|
|
|
/**
|
|
Allocate pages for creating 4KB-page based on 2MB-page when page fault happens.
|
|
32-bit firmware does not need it.
|
|
|
|
**/
|
|
VOID
|
|
InitPagesForPFHandler (
|
|
VOID
|
|
)
|
|
{
|
|
}
|
|
|
|
/**
|
|
Update page table to map the memory correctly in order to make the instruction
|
|
which caused page fault execute successfully. And it also save the original page
|
|
table to be restored in single-step exception. 32-bit firmware does not need it.
|
|
|
|
@param PageTable PageTable Address.
|
|
@param PFAddress The memory address which caused page fault exception.
|
|
@param CpuIndex The index of the processor.
|
|
@param ErrorCode The Error code of exception.
|
|
@param IsValidPFAddress The flag indicates if SMM profile data need be added.
|
|
|
|
**/
|
|
VOID
|
|
RestorePageTableAbove4G (
|
|
UINT64 *PageTable,
|
|
UINT64 PFAddress,
|
|
UINTN CpuIndex,
|
|
UINTN ErrorCode,
|
|
BOOLEAN *IsValidPFAddress
|
|
)
|
|
{
|
|
}
|
|
|
|
/**
|
|
Clear TF in FLAGS.
|
|
|
|
@param SystemContext A pointer to the processor context when
|
|
the interrupt occurred on the processor.
|
|
|
|
**/
|
|
VOID
|
|
ClearTrapFlag (
|
|
IN OUT EFI_SYSTEM_CONTEXT SystemContext
|
|
)
|
|
{
|
|
SystemContext.SystemContextIa32->Eflags &= (UINTN) ~BIT8;
|
|
}
|